PRELIMINARY

CY14B104K, CY14B104M

 

Switching Waveforms

Figure 10. SRAM Write Cycle 2: CE Controlled[3, 19, 20, 21]

Address

CE

BHE, BLE

WE

Data Input

Data Output

 

tWC

 

 

Address Valid

 

tSA

tSCE

tHA

 

tBW

 

 

tPWE

 

 

tSD

tHD

 

Input Data Valid

 

 

High Impedance

 

Figure 11. SRAM Write Cycle 3: BHE and BLE Controlled[6, 19, 20, 21, 22]

(Not applicable for RTC register writes)

 

 

tWC

 

Address

Address Valid

 

 

tSCE

 

CE

 

 

tSA

tBW

tHA

BHE, BLE

 

 

 

tAW

 

 

tPWE

 

WE

 

 

 

tSD

tHD

Data Input

Input Data Valid

 

High Impedance

 

Data Output

 

 

Note

22. Only CE and WE controlled writes to RTC registers are allowed. BLE pin must be held LOW before CE or WE pin goes LOW for writes to RTC register.

Document #: 001-07103 Rev. *K

Page 19 of 31

[+] Feedback

Page 19
Image 19
Cypress CY14B104K manual Data Input Data Output, Input Data Valid High Impedance, Not applicable for RTC register writes