Cypress manual CY7C1470V25 CY7C1472V25 CY7C1474V25, Page 28 of

Models: CY7C1474V25 CY7C1470V25 CY7C1472V25

1 28
Download 28 pages 61.29 Kb
Page 28
Image 28
Page 28 of 28

CY7C1470V25

CY7C1472V25

CY7C1474V25

Document Title: CY7C1470V25/CY7C1472V25/CY7C1474V25 72-Mbit(2M x 36/4M x 18/1M x 72) Pipelined SRAM with NoBL™ Architecture

Document Number: 38-05290

*I

472335

See ECN

VKN

Corrected the typo in the pin configuration for 209-Ball FBGA pinout (Corrected the ball name for H9 to VSS from VSSQ).

Added the Maximum Rating for Supply Voltage on VDDQ Relative to GND. Changed tTH, tTL from 25 ns to 20 ns and tTDOV from 5 ns to 10 ns in TAP AC Switching Characteristics table.

Updated the Ordering Information table.

Document #: 38-05290 Rev. *I

Page 28 of 28

[+] Feedback

Page 28
Image 28
Cypress manual CY7C1470V25 CY7C1472V25 CY7C1474V25, Page 28 of