Address, QA2, Stall NOP | Cypress CY7C1475V25, CY7C1473V25 manual

CY7C1471V25

CY7C1473V25

CY7C1475V25

Switching Waveforms (continued)

Figure 2 shows NOP, STALL and DESELECT Cycles waveform.[19, 20, 22]

Figure 2. NOP, STALL and DESELECT Cycles

CLK

CEN

ADV/LD

BW [A:D]

ADDRESS

COMMAND

A1 A2 A3 A4

	D(A1)	Q(A2)		Q(A3)
WRITE	READ	STALL	READ	WRITE
D(A1)	Q(A2)		Q(A3)	D(A4)

tCHZ

D(A4) Q(A5)

			tDOH
STALL	NOP	READ	DESELECT	CONTINUE
		Q(A5)		DESELECT

DON’T CARE

UNDEFINED

Note

22. The IGNORE CLOCK EDGE or STALL cycle (Clock 3) illustrates CEN being used to create a pause. A write is not performed during this cycle.

Document #: 38-05287 Rev. *I

Page 25 of 32

[+] Feedback

Page 25

Image 25

Cypress CY7C1475V25, CY7C1473V25, CY7C1471V25 manual Address, QA2, Stall NOP

Contents

Functional Description1 FeaturesSelection Guide 133 MHz 100 MHz Unit Logic Block Diagram CY7C1473V25 4M x Logic Block Diagram CY7C1471V25 2M x Logic Block Diagram CY7C1475V25 1M x CY7C1471V25 Pin Configurations Pin Tqfp Pinout CY7C1473V25 CY7C1473V25 4M x ADV/LD Pin Definitions Burst Read Accesses Single Read AccessesSingle Write Accesses Functional Overview Linear Burst Address Table Mode = GND Interleaved Burst Address Table Mode = Floating or VDDZZ Mode Electrical Characteristics Address Operation Truth TableUsed Function Truth Table for Read/WriteFunction BW b BW a TAP Controller Block Diagram TAP Controller State DiagramIeee 1149.1 Serial Boundary Scan Jtag TAP Instruction Set TAP Registers Bypass TAP Timing Parameter Description Min Max Unit Clock TAP AC Switching CharacteristicsOutput Times Hold Times 8V TAP AC Test Conditions TAP DC Electrical Characteristics And Operating Conditions5V TAP AC Test Conditions Identification Codes Scan Register SizesRegister Name Bit Size Instruction Code Description Boundary Scan Exit Order 4M x Boundary Scan Exit Order 2M xBit # Ball ID P10 Boundary Scan Exit Order 1M xW10 V10 Maximum Ratings Electrical CharacteristicsOperating Range Thermal Resistance CapacitanceAC Test Loads and Waveforms Setup Times Switching CharacteristicsParameter Description 133 MHz 100 MHz Unit Min CEN Rite Switching WaveformsRead QA2 AddressStall Stall NOP DON’T Care Ordering Information Pin Thin Plastic Quad Flatpack 14 x 20 x 1.4 mm Package Diagrams Ball Fbga 15 x 17 x 1.4 mm Ball Fbga 14 x 22 x 1.76 mm Document History Issue Orig. Description of Change Date VKN/AESA VKN