CY8C23433, CY8C23533
Table 7. Register Map Bank 1 Table: Configuration Space (continued)
Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access | Name | Addr (1,Hex) | Access |
| 35 |
| ACB01CR0 | 75 | RW | RDI0RO0 | B5 | RW |
| F5 |
|
| 36 |
| ACB01CR1 | 76 | RW | RDI0RO1 | B6 | RW |
| F6 |
|
| 37 |
| ACB01CR2 * | 77 | RW |
| B7 |
| CPU_F | F7 | RL |
| 38 |
|
| 78 |
|
| B8 |
|
| F8 |
|
| 39 |
|
| 79 |
|
| B9 |
|
| F9 |
|
| 3A |
|
| 7A |
|
| BA |
| FLS_PR1 | FA | RW |
| 3B |
|
| 7B |
|
| BB |
|
| FB |
|
| 3C |
|
| 7C |
|
| BC |
|
| FC |
|
| 3D |
|
| 7D |
|
| BD |
|
| FD |
|
| 3E |
|
| 7E |
|
| BE |
| CPU_SCR1 | FE | # |
| 3F |
|
| 7F |
|
| BF |
| CPU_SCR0 | FF | # |
Gray fields are reserved. | # Access is bit specific. |
|
|
|
|
|
|
|
|
Document Number: | Page 13 of 37 |
[+] Feedback