Instruction List (3) S1C6200 Core CPU
Opcode
CP
LD
LDPX
LDPY
LBPX
SET
RST
SCF
RCF
SZF
RZF
SDF
RDF
EI
DI
INC
DEC
PUSH
POP
Clasiffication
Index
operation
instructions
Data transfer
instructions
Flag
operation
instructions
Stack
operation
instructions
Operand
XH, i
XL, i
YH, i
YL, i
r, i
r, q
A, Mn
B, Mn
Mn, A
Mn, B
MX, i
r, q
MY, i
r, q
MX, l
F, i
F, i
SP
SP
r
XP
XH
XL
YP
YH
YL
F
r
Function
XH-i
XL-i
YH-i
YL-i
ri
rq
AM(n)
BM(n)
M(n)A
M(n)B
M(X)i, XX+1
rq, XX+1
M(Y)i, YY+1
rq, YY+1
M(X)l[3:0], M(X+1)l[7:4], XX+2
FF | i
FF & i
C1
C0
Z1
Z0
D1 (Decimal adjustment ON)
D0 (Decimal adjustment OFF)
I1 (Enable interrupt)
I0 (Disable interrupt)
SPSP+1
SPSP-1
SPSP-1, M(SP)r
SPSP-1, M(SP)XP
SPSP-1, M(SP)XH
SPSP-1, M(SP)XL
SPSP-1, M(SP)YP
SPSP-1, M(SP)YH
SPSP-1, M(SP)YL
SPSP-1, M(SP)F
rM(SP), SPSP+1
Clk
7
7
7
7
5
5
5
5
5
5
5
5
5
5
5
7
7
7
7
7
7
7
7
7
7
5
5
5
5
5
5
5
5
5
5
5
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
Z
1
0
1
0
C
1
0
1
0
I
��
1
0
1
0
D
1
0
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
1
1
1
1
1
0
1
0
1
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
1
0
0
0
0
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
1
0
0
1
1
0
1
1
0
0
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
0
1
0
0
1
0
1
0
0
1
1
0
1
0
1
0
1
0
1
0
1
1
0
0
0
0
0
0
0
0
0
1
0
1
0
1
0
1
1
0
1
1
0
0
0
0
0
1
1
1
0
0
1
0
1
1
0
0
1
0
0
0
1
1
1
1
0
0
0
0
0
1
1
0
0
1
0
1
1
1
0
0
1
1
0
0
1
1
0
0
1
0
1
0
1
1
1
0
1
0
1
0
1
0
Code
MSB LSB
Mnemonic Flags
Remarks
i
i
i
i
i
i
n
n
n
n
q
r
r
q
r
r
r
i
li
i
q
r