Intel 88ENEP3S00 Advanced Chipset Features, ・ System BIOS Cacheable, ・ Memory Hole At 15M-16M

Models: 88ENEP3S00 Intel P35/P31 Socket LGA775 Processor Mainboard

1 45
Download 45 pages 48.95 Kb
Page 28
Image 28
4.5.5 Advanced Chipset Features

P3 SeriesUser's Manual

4.5.5 Advanced Chipset Features

Phoenix - AwardBIOS CMOS Setup Utility

Advanced Chipset Features

System BIOS Cacheable

[Enabled]

Item Help

Memory Hole At 15M-16M

[Disabled]

 

PCI Express Root Port Func

[Press Enter]

Menu Level

 

 

 

** VGA Setting **

 

 

 

PEG Force x1

[Disabled]

 

On-Chip Frame Buffer Size

[

8MB]

 

DVMT Mode

[DVMT]

 

DVMT/FIXED Memroy Size

[128MB]

 

→←

:Move Enter:Select

+/-/PU/PD:Value F10:Save

ESC:Exit

F1:General Help

↑↓

 

F5: Previous Values

F6: Fail-Safe Defaults

F7: Optimized Defaults

System BIOS Cacheable

Available options: [Enabled],[Disabled]

Memory Hole At 15M-16M

You can reserve this area of system memory for ISA adapter ROM. When this area is reserved, it cannot be cached. The user information of peripherals that need to use this area of system memory usually discusses their memory requirements.

PCI Express Root Port Func

Click <Enter> key to enter its submenu:

Phoenix - AwardBIOS CMOS Setup Utility

PCI Express Root Port Func

PCI Express Port

1(PCIE1)

[Auto(4x)]

Item Help

X PCI Express Port

2

Disabled

 

X PCI Express Port

3

Disabled

Menu Level ►►

X PCI Express Port

4

Disabled

 

PCI Express Port

5

[Enabled]

 

PCI Express Port

6

[Enabled]

 

PCI-E Compliancy

Mode

[v1.0a]

 

→←

:Move Enter:Select

+/-/PU/PD:Value F10:Save

ESC:Exit F1:General Help

↑↓

 

F5: Previous Values

F6: Fail-Safe Defaults

F7: Optimized Defaults

PCI Express Slot 1 ~ PCI Express Slot 4

This option enables or disables the PCI Express port function.

PCI-E Compliancy Mode

This item selects the mode for PCI Express add-on card.

- 27 -

Page 28
Image 28
Intel 88ENEP3S00 Advanced Chipset Features, ・ System BIOS Cacheable, ・ Memory Hole At 15M-16M, PCI Express Root Port Func