MT90840 | Preliminary Information |
Register enables the internal divider, and the SPCKo output (and internal 4.096 MHz clocks) are driven by the clock
Serial Frame Pulse
In TM1, the MT90840 receives the frame reference (F0i) from an external source, and the MT90840 senses the polarity of the frame pulse and adapts the device timing to the appropriate
In TM2 and TM3, the MT90840 outputs the serial port frame pulse (F0o). Positive (GCI) or negative
In applications which require a large number of serial channels in TM2, it is possible to operate multiple MT90840s in parallel using the SFDI control bit (in the TIM register). To allow the MT90840s to synchronize their internal timing, all of the MT90840s are connected to the same C4/8 reference source, and one MT90840 in normal TM2 (SFDI set low) supplies F0 to one or more MT90840s in TM2 with SFDI set high. With SFDI set high, F0 becomes an input, and this allows the MT90840 driving F0 to control the timing of one or more other MT90840s. If the internal 4.096 MHz clock divider is used (INTCLK high) it is not necessary to use the SFDI control, as the serial port timing and F0o frame pulse of each parallel MT90840 will be tightly slaved to PPFRi when INTCLK is set high.
Should the input framing at F0i cease while the C4/8 clock continues to run, the MT90840 will continue to function as if the frame pulse was asserted after the normal number of clock cycles (free run). If F0i
Parallel Data Port
The MT90840 parallel port is composed of an
Data Input Port
The Parallel Port Rates are controlled by the PPS bits in the IMS register, and are:
•19.44 Mbyte/s (2430 channels),
•16.384 Mbyte/s (2048 channels), and
•6.48 Mbyte/s (810 channels).
The user can further specify the features of the parallel TDM port, including:
•the edge of the parallel port clock used to transmit data and PPFTo (see TCP bit in the TIM register),
•the polarity of the Parallel Port Frame Transmit pulse PPFT (see PPFP bit in the GPM register),
•the use of PPFT (normally an output) as an input in TM1, if the application requires multiple MT90840 devices to operate in parallel (see PFDI bit in the TIM register).
The parallel port of the MT90840 is flexible enough to interface to a variety of applications. It can be connected to a framer to access a serial transport backbone running at up to 155 Mbps. It can be connected to a
Parallel Port Clock Signals and Framing
The MT90840's PPFRi (Parallel Port Frame pulse Receive input) and PPFTi/o (Parallel Port Frame pulse Transmit i/o) signals synchronize the MT90840 to the high speed data frame. Receive data is clocked in at the Parallel Data inputs
Should the input framing at PPFRi cease while the PCKR clock continues to run, the MT90840 will continue to function as if the frame pulse was asserted after the normal number of clock cycles (free run). If PPFRi