Mitel manual Synchronous Parallel Port With ST-BUS Clock Slave, Sfdi = MT90840

Models: MT90840

1 50
Download 50 pages 39.17 Kb
Page 14
Image 14

MT90840

 

 

 

 

 

 

Preliminary Information

 

 

 

 

 

 

CPU

 

 

 

 

 

MT90840

 

 

 

 

 

 

8 kHz TX

PPFT

SFDI = 0

STi0-7

8

STi/o 0-7

 

8

Data TX

8

STi/o 0-7

 

PDo0-7

 

STo0-7

ST-BUS

 

 

 

 

 

 

 

TX/RX Clock

 

 

 

 

 

Components

8

Data RX

PCKR

 

 

 

 

4.096 MHz

PDi0-7

 

SPCKo

 

 

 

 

8 kHz

 

8 kHz

8 kHz RX

 

 

F0o

 

 

PPFRi

C4/8R1 & 2

 

 

Source

 

 

 

 

 

 

 

4.096 MHz or

 

 

 

 

 

 

8.192 MHz

 

 

 

 

 

 

PLL

 

 

 

(8.192 MHz)

 

 

 

 

 

 

 

 

 

 

 

PPFT

C4/8R1 & 2

 

8

STi/o 0-7

 

 

 

 

STi0-7

 

8

Data TX

 

8

STi/o 0-7

 

PDo0-7

 

STo0-7

 

 

 

 

 

 

 

8

Data RX

PCKR

 

 

 

 

4.096 MHz

 

PDi0-7

 

SPCKo

 

 

 

 

 

 

 

 

 

 

F0i

 

 

 

 

 

PPFRi

SFDI = 1

 

 

 

 

 

 

 

MT90840

 

 

 

 

 

 

 

 

 

 

 

CPU

 

 

Figure 6b - TM2 Multiple-MT90840 Configuration

 

Timing Mode 3 (TM3) - Bus Slave

Synchronous Parallel Port With ST-BUS Clock Slave

Timing Mode 3 is used where the main TDM clock ref- erence resides on the parallel port side of the system, and where the receive parallel port and the transmit parallel port are aligned. (An example is a node on a backplane.) Timing on the serial port is tightly tied to the receive parallel port, and the transmit parallel port is clocked by the receive parallel port clock. In TM3, PCKT and PPFTo are not used. See Figure 7 for a connection example.

In TM3, the MT90840 timing is controlled by the parallel port frame pulse (PPFRi) and clock (PCKR).

The MT90840 generates the serial port output frame pulse (F0o) locked to PPFRi. TM3 is similar to TM2 with two main differences: the parallel Bypass Path is disabled, and the parallel port receive and transmit buses are synchronized and both aligned with PPFRi. A fixed offset exists between F0o and PPFRi due to serial-to-parallel conversion. The MT90840 will align F0o so that it proceeds PPFRi by 3.8 μsec.

In TM3 the internal clock divider circuit is always enabled, regardless of the state of the INTCLK bit (C4/8R1 and C4/8R2 are unused). Therefore TM3 is limited to 19.44 and 16.384 Mbyte/s parallel port rates, and 2.048 and 4.096 Mbps serial port rates.

 

 

 

MT90840

 

 

 

 

Aligned

8

 

PDi0-7

STi0-7

8

STi/o 0-7

 

8

 

8

STi/o 0-7

 

Frames

 

PDo0-7

STo0-7

ST-BUS

 

8 kHz REF

 

8 kHz

 

PPFRi

 

 

 

Components

Source

 

 

 

 

8 kHz

 

 

 

 

F0o

 

 

 

 

RX/TX Clock

 

 

4.096 MHz

 

 

 

PCKR

SPCKo

 

 

 

 

 

 

 

 

CPU

Figure 7 - Timing Mode 3 Configuration

2-244

Page 14
Image 14
Mitel manual Synchronous Parallel Port With ST-BUS Clock Slave, Sfdi = MT90840