![](/images/new-backgrounds/1196878/19687835x1.webp)
MT90840 | Preliminary Information |
all 16 serial streams can be individually controlled, so that up to 512 channels can be either transmitted or received. As an example, if all DC bit locations of RPCM High are set HIGH, all 512 channels on
For more details on
Serial Data Memory Addressing
The serial port mode determines the number of channels per stream, the number of streams, and the
2.048 Mbps Balanced Mode
The 2.048 Mbps Balanced mode has 8 serial input and 8 serial output streams, and 32 channels per stream. Therefore 3 bits are used to address the 8 streams, and 5 bits are used to address the 32 channels. Figure 11a shows how the Transmit Path Data Memory is read in this mode, by the CPU, or by the Transmit Path Connection Memory. Each of the 256 input channels is mapped to an address in the TPDM. CPU reads require the LSB (Least Significant Bit) of the CAR Register, and the 7 LSBs of the address bus. The
Figure 11b shows how the Receive Path Connection Memory is addressed by the CPU. Each of the 256 output channels has a control-address in the RPCM. CPU accesses require the LSB of the CAR Register, and the 7 LSBs of the address bus. When the DC bit for a specific output channel is LOW, that channel is output on the STi pin rather than the STo pin, and the data at the STo pin is input to the TPDM. When the DC bit is HIGH, the output channel appears at the normal STo pin.
|
| Serial Input | TPDM |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| Channel | Address |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
| CPU Port Addressing: |
|
|
|
|
| |||||||
|
| STi0, Ch0 |
| 000H |
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
| CAR |
| Address Bus |
|
|
|
|
| ||||||
|
| STi0, Ch1 |
| 001H |
|
|
|
|
| ||||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
| . |
|
|
|
| 0 |
|
| 6 | 5 | 4 | 3 | 2 | 1 |
| 0 |
|
|
|
| . |
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
| Stream |
|
| Channel |
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| STi7, Ch30 | 0FEH |
| TPCM Contents: |
|
|
|
|
|
|
| |||||||
|
|
|
| 0FFH |
|
|
|
|
|
|
|
| |||||||
|
| STi7, Ch31 |
|
|
|
|
|
|
|
| |||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||
|
|
| 7 | 6 | 5 |
|
| 4 | 3 | 2 | 1 |
| 0 |
|
| ||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| Note: Only 256 | memory |
| Stream |
|
| Channel |
|
|
|
|
| ||||||
|
|
| Bits 7:5 select one of 8 streams. |
| |||||||||||||||
|
| locations. |
|
|
|
| |||||||||||||
|
|
|
|
|
|
| Bits 4:0 select one of 32 |
| |||||||||||
|
|
|
|
|
|
| channels per stream. |
|
|
|
|
| |||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||
| Figure 11a - 2.048 Mbps Balanced Mode TPDM | ||||||||||||||||||
|
|
|
| Addressing |
|
|
|
|
|
|
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| Serial Output | RPCM |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| Channel | Address |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| STo0, Ch0 |
| 000H |
| CPU Port Addressing: |
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
| STo0, Ch1 |
| 001H | CAR |
| Address Bus |
|
|
|
|
| |||||||
|
| . |
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| . |
|
|
|
| 0 |
|
| 6 | 5 | 4 | 3 | 2 | 1 |
| 0 |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |
|
| STo7, Ch30 | 0FEH |
|
|
| Stream |
|
| Channel |
|
|
| ||||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
| 0FFH |
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| STo7, Ch31 |
|
|
|
|
|
|
|
|
|
|
|
|
|
| |||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
| ||
|
| Note: Only 256 memory locations. |
|
|
|
|
|
|
|
|
|
|
|
| |||||
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
Figure 11b - 2.048 Mbps Balanced Mode RPCM
Addressing
2.048 Mbps Add/Drop Mode
The 2.048 Mbps Add/Drop mode has 16 serial input/ output streams, and 32 channels per stream. Therefore 4 bits are used to address the 16 streams, and 5 bits are used to address the 32 channels. Figure 12a shows how the Transmit Path Data Memory is read in this mode. Each of the 512 possible input channels is mapped to an address in the TPDM. CPU reads require the 2 LSBs of the CAR Register, and the 7 LSBs of the address bus. The