174
µPD750008 USER'S MANUAL
(12) SBI mode
This section describes an example of application which performs serial data communication in the SBI
mode. In the example, the µPD750008 can be used as either the master CPU or a slave CPU on the
serial bus.
The master can be switched to another CPU with a command.
(a) Serial bus configuration
In the serial bus configuration used for the example of this section, a µPD750008 is connected to the
bus line as a device on the serial bus.
Two pins on the µPD750008 are used: serial data bus SB0 (or SB1) and serial clock SCK (P01).
Figure 5-71 shows an example of the serial bus configuration.
Figure 5-71. Example of Serial Bus Configuration
SCK
SB0, SB1
SCK
SB0, SB1
SB0, SB1
SB0, SB1
Address 1
Address 2
Slave CPU
Address N
Slave IC
V
DD
SCK
SCK
Master CPU Slave CPU
µPD750008 µPD750008