SUPER MICRO Computer X9DRG-HF, X9DRG-HTF user manual SCU Storage Control Unit Configuration

Models: X9DRG-HTF X9DRG-HF

1 109
Download 109 pages 22.81 Kb
Page 86
Image 86

X9DRG-HF/X9DRG-HTF Motherboard User’s Manual

SCU (Storage Control Unit) Configuration

Storage Controller Unit

Select Enabled to enable PCH SCU storage devices. The options are Disabled and Enabled.

OnChip SCU Option ROM

Select Enabled to support the onboard SCU Option ROM to boot up the system via a storage device. The options are Disabled and Enabled.

SCU Port 0~SCU Port 3: The AMI BIOS will automatically detect the onboard SCU devices and display the status of each SCU device as detected.

PCIe/PCI/PnP Configuration

PCI ROM Priority

Use this feature to select the Option ROM to boot the system when there are mul- tiple Option ROMs available in the system. The options are EFI Compatible ROM and Legacy ROM.

PCI Latency Timer

Use this feature to set the latency Timer of each PCI device installed on a PCI bus. Select 64 to set the PCI latency to 64 PCI clock cycles. The options are 32, 64, 96, 128, 160, 192, 224 and 248.

Above 4G Decoding (Available if the system supports 64-bit PCI decoding)

Select Enabled to decode a PCI device that supports 64-bit in the space above 4G Address. The options are Enabled and Disabled.

PERR# Generation

Select Enabled to allow a PCI device to generate a PERR number for a PCI Bus Signal Error Event. The options are Enabled and Disabled.

SERR# Generation

Select Enabled to allow a PCI device to generate an SERR number for a PCI Bus Signal Error Event. The options are Enabled and Disabled.

Maximum Payload

Select Auto to allow the system BIOS to automatically set the maximum payload value for a PCI-E device to enhance system performance. The options are Auto, 128 Bytes and 256 Bytes.

4-16

Page 86
Image 86
SUPER MICRO Computer X9DRG-HF, X9DRG-HTF user manual SCU Storage Control Unit Configuration, PCIe/PCI/PnP Configuration