Revision, History, References | Xilinx ML403 specs

References

References	DS434 OPB IIC Bus Interface (v1.02a)
	XAPP765 Getting Started with EDK and MontaVista Linux
	ML40x Embedded Development Platform User Guide UG080 (v2.5) May 24, 2006
	ChipScope ILA Tools Tutorial
	The IIC Bus Speciﬁcation Version 2.1 January 2000 Philips Semiconductors

Revision	The following table shows the revision history for this document.
History		Date		Version		Revision
History

		2/26/07		1.0		Initial Xilinx release.

R

XAPP979 (v1.0) February 26, 2007

www.xilinx.com

33

Image 33

Xilinx ML403 specifications Revision, History, References

Contents

Included Systems Summary Introduction IIC PrimerIntroduction Data Transfer on the IIC Bus Reference System Speciﬁcs Reference System Speciﬁcs OPB IIC Registers ML403 XC4VFX12 Address MapOPB IIC Registers Address OPB IIC Control Register Bits Name Description Status Register SR Status Register Bit Deﬁnitions Contd Microchip 24LC04 Conﬁguring the OPB IIC Core 24LC04 Control Byte Allocation ML40x Schematic for IIC Connections ML40x Resistors Expansion Header Fpga IIC Pins TotalPhase Aardvark Adapter Aardvark Control Center Software Projects Executing the Reference System from EDK Projects interfacing to Aardvark Adapter Running the Applications Running the ApplicationsProject HyperTerminal Parameters Using ChipScope with OPB IIC Invoke XPS. Run Hardware → Generate NetlistRun Start → Programs → ChipScope Pro → ChipScope Inserter Start → Programs → ChipScope Pro → ChipScope Pro Analyzer Making Net Connections in ChipScope Inserter Setting Up the Chipscope Trigger Linux Kernel Linux Kernel BSP Settings Connected Peripherals Simulation Simulation OPB IIC Simulation Signal Name Functionality Complete Simulation Arbitrartion Lost Test Simulation Arbitration Lost Test Code Simulation with iicAA as Master Test code with iicAA as Master X97934012907 Test Code for Simulation with iic20 as Master History RevisionReferences Revision