
www.ti.com
|
| Overview |
| Table | |
Submodule | Configuration Parameter or Option | |
∙ | Enable the ePWM events that will trigger an interrupt. | |
| ∙ | Enable ePWM events that will trigger an ADC |
| ∙ | Specify the rate at which events cause triggers (every occurrence or every second or third |
|
| occurrence) |
| ∙ | Poll, set, or clear event flags |
Code examples are provided in the remainder of this document that show how to implement various ePWM module configurations. These examples use the constant definitions shown in Example
Example 2-1. Constant Definitions Used in the Code Examples
//TBCTL
//= = = = = = = = = = = = = = = = = = = = = = = = = =
//TBCTR MODE bits
#define | TB_COUNT_UP | 0x0 |
#define | TB_COUNT_DOWN | 0x1 |
#define | TB_COUNT_UPDOWN | 0x2 |
#define | TB_FREEZE | 0x3 |
// PHSEN bit |
|
|
#define | TB_DISABLE | 0x0 |
#define | TB_ENABLE | 0x1 |
// PRDLD bit |
|
|
#define | TB_SHADOW | 0x0 |
#define | TB_IMMEDIATE | 0x1 |
// SYNCOSEL bits |
|
|
#define | TB_SYNC_IN | 0x0 |
#define | TB_CTR_ZERO | 0x1 |
#define | TB_CTR_CMPB | 0x2 |
#define | TB_SYNC_DISABLE | 0x3 |
// HSPCLKDIV and CLKDIV bits |
| |
#define | TB_DIV1 | 0x0 |
#define | TB_DIV2 | 0x1 |
#define | TB_DIV4 | 0x2 |
// PHSDIR bit |
|
|
#define | TB_DOWN | 0x0 |
#define | TB_UP | 0x1 |
//CMPCTL (Compare Control)
//= = = = = = = = = = = = = = = = = = = = = = = = = =
//LOADAMODE and LOADBMODE bits
#define | CC_CTR_ZERO | 0x0 |
#define | CC_CTR_PRD | 0x1 |
#define | CC_CTR_ZERO_PRD | 0x2 |
#define | CC_LD_DISABLE | 0x3 |
// SHDWAMODE and SHDWBMODE bits |
| |
#define | CC_SHADOW | 0x0 |
#define | CC_IMMEDIATE | 0x1 |
//AQCTLA and AQCTLB
//= = = = = = = = = = = = = = = = = = = = = = = = = =
//ZRO, PRD, CAU, CAD, CBU, CBD bits
#define | AQ_NO_ACTION | 0x0 |
#define | AQ_CLEAR | 0x1 |
#define | AQ_SET | 0x2 |
#define | AQ_TOGGLE | 0x3 |
//DBCTL
//= = = = = = = = = = = = = = = = = = = = = = = = = =
//MODE bits
#define | DB_DISABLE | 0x0 |
|
#define | DBA_ENABLE | 0x1 |
|
#define | DBB_ENABLE | 0x2 |
|
#define DB_FULL_ENABLE 0x3 |
|
| |
// POLSEL bits |
|
|
|
#define | DB_ACTV_HI | 0x0 |
|
#define | DB_ACTV_LOC | 0x1 |
|
#define | DB_ACTV_HIC | 0x2 |
|
ePWM Submodules | 21 |