Cypress CY7C1245V18 manual Logic Block Diagram CY7C1241V18, Logic Block Diagram CY7C1256V18, Doff

Page 2

CY7C1241V18, CY7C1256V18

CY7C1243V18, CY7C1245V18

Logic Block Diagram (CY7C1241V18)

D[7:0]

Address

A(19:0)

CLK

Gen.

DOFF

VREF

WPS

Control

Logic

NWS[1:0]

Write

Address

Reg

Decode

1M x 8

Decode

WriteAdd.

Array

ReadAdd.

Logic

Control

Read Data Reg.

Reg.

20A(19:0)

RPS

Q[7:0]

QVLD

Logic Block Diagram (CY7C1256V18)

D[8:0]

Address

A(19:0)

CLK

Gen.

DOFF

VREF

WPS

Control

BWS

[0]

Logic

Document Number: 001-06365 Rev. *D

Write

Address

Reg

Decode

1M x 9

Decode

WriteAdd.

Array

ReadAdd.

Logic

Control

Read Data Reg.

Reg.

20A(19:0)

RPS

Q[8:0]

QVLD

Page 2 of 28

[+] Feedback

Image 2

Contents Functional Description FeaturesConfigurations Selection GuideDoff Logic Block Diagram CY7C1241V18Logic Block Diagram CY7C1256V18 Logic Block Diagram CY7C1243V18 Logic Block Diagram CY7C1245V18CY7C1256V18 4M x Pin ConfigurationsCY7C1241V18 4M x NC/144MWPS BWS RPS CY7C1243V18 2M xCY7C1245V18 1M x Negative Input Clock Input Pin DefinitionsPin Name Pin Description TDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagByte Write Operations Functional OverviewWrite Operations Read OperationsDepth Expansion Valid Data Indicator QvldDelay Lock Loop DLL Programmable ImpedanceSram #4 Application ExampleTruth Table BUS MasterRemains unaltered Write Cycle DescriptionsComments During the data portion of a write sequenceWritten into the device. D 359 remains unaltered Write cycle description table for CY7C1245V18 follows.2Into the device Into the device. D 80 and D 3518 remain unalteredIeee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram EXIT2-IR UPDATE-DR UPDATE-IRTAP Controller TAP Controller Block DiagramTAP Electrical Characteristics Parameter Description Test Conditions Min Max UnitTAP AC Switching Characteristics TAP Timing and Test Conditions16Instruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBoundary Scan Order Bit # Bump IDPower Up Waveforms Power Up Sequence in QDR-II+ SramPower Up Sequence DLL ConstraintsAC Electrical Characteristics Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsAC Test Loads and Waveforms CapacitanceThermal Resistance Parameter Description Test Conditions Max UnitParameter Min Max Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit Set-up TimesSwitching Waveforms NOP Read WriteOrdering Information Ball Fine Pitch Ball Grid Array 15 x 17 x 1.4 mm Lead-Free Package Diagram Ball Fbga 15 x 17 x 1.40 mmVKN/KKVTMP Document HistoryNXR VKN/AESA