Citizen Systems CBM920II user manual Error Detection, Receiving Control and Buffering

Page 36

(2)TTL circuit (PE/RESET/FAULT) Input (RESET)

The input signal level is TTL level. “HIGH” level: 2.4 V MIN “LOW” level: 0.4 V MAX

5K

RESET

 

 

104

(7406 compatible)

 

 

 

 

 

 

Output (RE/FAULT)

The output signal level is TTL level. “HIGH” level: 2.4 V MIN

“LOW” level: 0.4 V MAX

PE/FAULT

10K

(HC05 compatible)

6.5 Error Detection

This printer detects the following communication errors in the data communication of serial interface. When any error occurs, the printer converts (or may ignore in some case) the data at the occurrence of the error to the characters set by the memory switch and then prints the characters.

Parity error

Parity error occurs when parity check is specified and parity is not observed in the even and odd parity checks.

Framing error

When space state detected on detection of stop bit.

Overrun error

This error occurs when next data is transferred to receiving buffer though input buffer is full of data.

RECEIVING CONTROL AND BUFFERING

This equipment controls, on receipt of print data, receiving (DTR Control) in one-word unit. If the host disregards DTR and carries out data transmission at this time, over- run of receiving data may be resulted. This state should be avoided on the host’s responsibility. (The data discharging type host cannot follow this.)

— 33 —

Image 36
Contents DOT Matrix Printer Weee Mark Declaration of Conformity General Precautions Ordinarymaintenance Page Precautions for Installation Precautions for Handling Table of Contents External Dimensions Features AccessoriesIntroduction Power supply Type ClassificationsType Specifications CBM-920II-24 CBM-920II-40External Appearance and Part Descriptions External AppearancePart Descriptions Operations Rack MountingI/F Cable Connection Panel Opening/Closing Opening/Closing of Front PanelSetting Ribbon Cassette Paper FeedingSetting Paper Page Auto Loading Function Self-printing Function, Hexadecimal Printing Function Memory Switch Setting Japan 920JPN International 920IntlPage Contents of Memory Switch Setting CBM-920II 10 PNE, PE, Other errors Clearing Lamp Status, I/F signal status, error, etc Return Paper lamp Power lamp Signal lineState Special Functions Connector Pin Assignment Pin Signal NameParallel Interface Description of Input/Output Signals Electrical Characteristics Host Side Printer SideSerial Interface TTL , CmosDescription of Input/Output Signal Dtrdata Terminal ReadyError Detection Receiving Control and BufferingDIP Switch SW1 Setting DIP Switch PositionSwitch No Function Factory SettingSwitch No Baud Rate Parity Factory Setting Bps Serial Interface TypeSymbol Code Function Emulation Hexadecimal CBM920 IDP3110 Print Control FunctionList of Control Codes SW1 Switch No.1 SW2 Switch No.2Control Code Details ABC Country Character Code TableESC Page FF FF FF FF FF FF For 40-column model 3 4 5 6 41H 22H 55H 08H 41H 00H 41H Model CBM-920 emulation For manual setting, refer to 4.9 Setting Memory Switch Setting range of parameters n1 and n2 is as shown below Function Content of SettingCharacter Code Table Code page tablePage Page Page International Character Code Table External Dimensions