Arm Enterprises IM-AD1 manual Expa A-2, Gpiodataclr Gpiodatain Gpiodataout Gpiodataset Gpiodirn

Page 92

Index

G		P			Stepper controller control register 4-18
					Stepper interface 3-8
GPIO 4-21		PCLK signal	4-17		Stepper motor connector		3-10
GPIO connector	3-12	Peripheral information block		4-28	Stepper motor peripheral		4-17
GPIO interface	3-12	Pinout			Stepper signals 3-9
GPIO registers		EXPA A-2			Supplied VHDL files	4-3
GPIO_DATACLR 4-21		Push button interrupt register		4-11	Switches register 4-12
GPIO_DATAIN 4-21		PWM connector 3-6			Synchronous serial por	4-15
GPIO_DATAOUT 4-21		PWM control	4-16		System assembly 1-2
GPIO_DATASET 4-21		PWM interface	3-6		System block diagram	1-5
GPIO_DIRN	4-22	PWM interface signals 3-6			System features 1-4

IR

U

Identifying the connectors 1-2IMCLK signal 3-19,4-16,4-17 Integrator memory map 4-5 Interrupt assignment 4-24

L

Logic analyzer connector A-8

Logic module FPGA configuration 2-3 Logic module registers 4-8

Logic module, address assignment 4-5

M

Mechanical specification B-2 Memory map, example 4-4Multi-ICE (JTAG) connector A-10

Read data input pins, GPIO		4-21
Read data ouput pins, GPIO		4-21
Registers 4-26
ADC and DAC interface		4-27
GPIO_DATACLR 4-21
GPIO_DATAIN 4-21
GPIO_DATAOUT 4-21
GPIO_DATASET 4-21
GPIO_DIRN 4-22
LM_INT 4-8
LM_LEDS 4-8
LM_LOCK 4-8
LM_OSC1	4-8,4-17
LM_OSC2 4-8
LM_SW 4-8
SPI chip select 4-14
step count	4-20
step speed	4-20

stepper control 4-18

UART 3-3,4-13

User LEDs control register 4-11

V

Vectored interrupt controller 4-24 VHDL file descriptions 4-3 VHDL files, supplied 4-3

N	S
Notices, FCC iii	Serial connector 3-4
	Serial interface signals			3-3
O	Signal routing	3-2
O	Signals, pin location A-1
	SPI 3-5
Oscillator divisor registers 4-9	SPI chip select register			4-14
Oscillator lock register 4-11	SPI connector	3-5
	SPI signals 3-5
	SSRAM interface		4-23
	Step count register		4-20
	Step speed register		4-20

Index-2

Copyright © 2001-2003. All rights reserved.

ARM DUI 0163B

Image 92

Contents Integrator/IM-AD1 Integrator/IM-AD1 User GuideConformance Notices Copyright 2001-2003. All rights reserved Integrator/IM-AD1 User Guide Chapter IntroductionAppendix a Signal Descriptions Preface Intended audience Using this bookAbout this book ARM publications Typographical conventionsFurther reading Third-party documents Feedback on the Integrator/IM-AD1 FeedbackFeedback on this document Xii Introduction About the Integrator/IM-AD1 ARM DUI 0163BIntegrator/IM-AD1 layout Interface module features and architecture FeaturesIntegrator/IM-AD1 block diagram ArchitectureConfig LED Links and LEDsCare of modules Introduction Copyright 2001-2003. All rights reserved Getting Started Fitting the interface module Assembled Integrator development systemSetting up the logic module Switch 2 Closed Switch 3 Open Switch 4 OpenRunning the test software Hardware Reference Hardware Reference Serial interface signal assignment Signal name ConnectorUart interface DescriptionSerial connector pinout Serial connector signal assignment Pin J18 Type DescriptionSPI signals Signal SPIPWM interface signals Signal PWM interfaceShows the signal assignment PWM connector signals Pin J14 J10 DescriptionStepper motor interface Functional descriptionStepper motor interface signal summary Therefore, with a 0.1Ω sense resistor fittedStepper motor connectors Stepper motor interface signalsStepper motor connector signals Pin J19 J23 Description VSSGpio connectors J16 and J17 GpioHardware Reference Buffer Can interfaceU13 Can interface signal assignment Signal IMBBANK30 IMBBANK28IMBBANK29 Can connector signal assignments Pin GNDADC and DAC interfaces 10 ADC and DAC interface architectureIMABANK48 IMABANK49IMABANK50 IMABANK5111shows the pinout of the ADC interface connector J1 12 shows the pinout of the DAC interface connector J2 Hardware Reference Copyright 2001-2003. All rights reserved Reference Design Example Example architecture About the design exampleAbout PrimeCells Vhdl file descriptions File DescriptionExample memory map Address assignment of logic modules Integrator system memory mapIntegrator/IM-AD1 memory map Device Address Integrator/IM-AD1 memory mapLogic module addresses Position Bits Stack Stepperb GpioaGpiob SsramOffset address Name Type Function Example APB register peripheralLogic module registers Oscillator divisor registers VDW LMOSCx registers Bits Name Access FunctionRDW Bits Name Access Function Oscillator lock registerUser LEDs control register Push button interrupt registerSwitches register Uart SPI chip select register SPICS2SPICS1 SPICS0Synchronous serial port PWM controller Offset Name Access Function Address Stepper motor peripheralCont CountStepper x control register DIR DocountSinglestep Stepx count register Stepx speed registerRead data output pins Address offset Name Access Size FunctionData output set register Read data input registerData direction Gpio direction control 1 bitSsram interface Vectored interrupt controller Interrupt sourcesInterrupt Interrupt source Source number CAN1Reference Design Example Can reset control register CanresetCan controller interface CANxBaseADC and DAC interface 16 ADC and DAC interface registersAdcstatus ADC2BUSYBits Name Function Peripheral information block18 PIB entry format Signal Descriptions Expa Table A-1 AHB signal assignment Pin label Signal DescriptionExpb Table A-2 Expb signal description Pin label Name DescriptionExpim LM-EP20K1000E Description Table A-3 Expim signal descriptionsLabel Logic analyzer connector Figure A-4 J7 pin locationsTable A-4 J7 connector pinout Signal Pin CLK1Figure A-5 Multi-ICE connector pinout Multi-ICE JtagMechanical Specification Figure B-1 Board dimensions top view Mechanical informationFigure B-2 Bottom board dimensions viewed from top side DB9STRAIGHT FCI Connector referenceDB9DUAL Glossary Multi-ICESynchronous Serial Port Index ADC CanDAC GpioLmleds Lmlock LMOSC1 Expa A-2Gpiodataclr Gpiodatain Gpiodataout Gpiodataset Gpiodirn