Arm Enterprises IM-AD1 manual Can interface signal assignment Signal

Page 39

Hardware Reference

All interface signals are routed to the logic module. The CAN controllers are supported by an AHB interface instantiated into the logic module code example supplied with the IM-AD1.

The transmit and receive data signals, CANx_TXD and CANx_RXD, at the EXPIM connectors are not used for the normal operation of the interfaces. They are provided to allow you to implement your own CAN controller logic in the logic module FPGA.

The surface mount links, LK1 and LK2, are provided so that the transmit data signals to the TJA1050 transceivers can be driven either from the CAN controllers or directly from the logic module FPGA.

Table 3-8 shows the assignment of the CAN controller interface signals to the logic module signals on the EXPIM connector.

Table 3-8 CAN interface signal assignment

	Signal	EXPIM	Description
	Signal	connector	Description
		connector

	CAN_A[7:0]	IM_BBANK[7:0]	CAN address bus

	CAN_D[7:0]	IM_BBANK[8:15]	CAN data bus

	CAN_T/R	IM_BBANK16	CAN buffer direction control

	CAN_nOE	IM_BBANK17	CAN buffer output enable

	CAN1_nRESET	IM_BBANK18	CAN1 reset signal

	CAN2_nRESET	IM_BBANK19	CAN2 reset signal

	CAN_R/nW	IM_BBANK20	CAN read / write

	CAN1_nCS	IM_BBANK21	CAN1 chip select

	CAN2_nCS	IM_BBANK22	CAN2 chip select

	CAN1_TXD	IM_BBANK23	CAN1 transmit data

	CAN2_TXD	IM_BBANK24	CAN2 transmit data

	CAN1_nDSACK0	IM_BBANK25	CAN1 data acknowledge

	CAN2_nDSACK0	IM_BBANK26	CAN2 data acknowledge

	CAN1_nINT	IM_BBANK27	CAN1 interrupt

ARM DUI 0163B

Copyright © 2001-2003. All rights reserved.

3-15

Image 39

Contents Integrator/IM-AD1 User Guide Integrator/IM-AD1Conformance Notices Copyright 2001-2003. All rights reserved Chapter Introduction Integrator/IM-AD1 User GuideAppendix a Signal Descriptions Preface Using this book About this bookIntended audience Typographical conventions Further readingARM publications Third-party documents Feedback Feedback on this documentFeedback on the Integrator/IM-AD1 Xii Introduction ARM DUI 0163B About the Integrator/IM-AD1Integrator/IM-AD1 layout Features Interface module features and architectureArchitecture Integrator/IM-AD1 block diagramLinks and LEDs Config LEDCare of modules Introduction Copyright 2001-2003. All rights reserved Getting Started Assembled Integrator development system Fitting the interface moduleSwitch 2 Closed Switch 3 Open Switch 4 Open Setting up the logic moduleRunning the test software Hardware Reference Hardware Reference Description Serial interface signal assignment Signal nameConnector Uart interfaceSerial connector signal assignment Pin J18 Type Description Serial connector pinoutSPI SPI signals SignalPWM interface PWM interface signals SignalPWM connector signals Pin J14 J10 Description Shows the signal assignmentFunctional description Stepper motor interfaceTherefore, with a 0.1Ω sense resistor fitted Stepper motor interface signal summaryStepper motor interface signals Stepper motor connectorsVSS Stepper motor connector signals Pin J19 J23 DescriptionGpio Gpio connectors J16 and J17Hardware Reference Can interface U13Buffer Can interface signal assignment Signal IMBBANK28 IMBBANK29IMBBANK30 GND Can connector signal assignments Pin10 ADC and DAC interface architecture ADC and DAC interfacesIMABANK51 IMABANK48IMABANK49 IMABANK5011shows the pinout of the ADC interface connector J1 12 shows the pinout of the DAC interface connector J2 Hardware Reference Copyright 2001-2003. All rights reserved Reference Design Example About the design example About PrimeCellsExample architecture File Description Vhdl file descriptionsExample memory map Integrator system memory map Address assignment of logic modulesIntegrator/IM-AD1 memory map Logic module addresses Position Bits StackIntegrator/IM-AD1 memory map Device Address Ssram StepperbGpioa GpiobExample APB register peripheral Logic module registersOffset address Name Type Function Oscillator divisor registers LMOSCx registers Bits Name Access Function RDWVDW Push button interrupt register Bits Name Access FunctionOscillator lock register User LEDs control registerSwitches register Uart SPICS0 SPI chip select registerSPICS2 SPICS1Synchronous serial port PWM controller Count Offset Name Access Function AddressStepper motor peripheral ContStepper x control register Docount SinglestepDIR Stepx speed register Stepx count registerRead data input register Read data output pinsAddress offset Name Access Size Function Data output set registerGpio direction control 1 bit Data directionSsram interface CAN1 Vectored interrupt controllerInterrupt sources Interrupt Interrupt source Source numberReference Design Example CANxBase Can reset control registerCanreset Can controller interfaceADC2BUSY ADC and DAC interface16 ADC and DAC interface registers AdcstatusPeripheral information block 18 PIB entry formatBits Name Function Signal Descriptions Expa Pin label Signal Description Table A-1 AHB signal assignmentExpb Pin label Name Description Table A-2 Expb signal descriptionExpim Table A-3 Expim signal descriptions LabelLM-EP20K1000E Description Figure A-4 J7 pin locations Logic analyzer connectorCLK1 Table A-4 J7 connector pinout Signal PinMulti-ICE Jtag Figure A-5 Multi-ICE connector pinoutMechanical Specification Mechanical information Figure B-1 Board dimensions top viewFigure B-2 Bottom board dimensions viewed from top side Connector reference DB9DUALDB9STRAIGHT FCI Multi-ICE GlossarySynchronous Serial Port Gpio IndexADC Can DACExpa A-2 Gpiodataclr Gpiodatain Gpiodataout Gpiodataset GpiodirnLmleds Lmlock LMOSC1