Motorola MVME197LE user manual Printer Fault Interrupt Control Register $FFF42031

Page 50

		Operating Instructions
						Table 3-8. Printer Memory Map
		Printer ACK Interrupt Control Register									$FFF42030

3			BIT	31		30		29	28		27		26		25	24
3			NAME	PLTY		E/L*		INT	IEN		ICLR		IL2		IL1	IL0


		Printer FAULT Interrupt Control Register									$FFF42031

			BIT	23		22		21	20		19		18		17	16
			NAME	PLTY		E/L*		INT	IEN		ICLR		IL2		IL1	IL0
		Printer SEL Interrupt Control Register									$FFF42032

			BIT	15		14		13	12		11		10		9	8
			NAME	PLTY		E/L*		INT	IEN		ICLR		IL2		IL1	IL0
		Printer PE Interrupt Control Register									$FFF42033

			BIT	7		6		5	4		3		2		1	0
			NAME	PLTY		E/L*		INT	IEN		ICLR		IL2		IL1	IL0
		Printer BUSY Interrupt Control Register									$FFF42034

			BIT	31		30		29	28		27		26		25	24
			NAME	PLTY		E/L*		INT	IEN		ICLR		IL2		IL1	IL0
		Printer Input Status Register									$FFF42036

			BIT	15		14		13	12		11		10		9	8
			NAME	PINT					ACK		FLT		SEL		PE	BSY
		Printer Port Control Register									$FFF42037

			BIT	7		6		5	4		3		2		1	0
			NAME						DOEN		INP		STB		FAST	MAN
		Printer Data Register				(16 bits)					$FFF4203A

			BIT						15-0
			NAME						PD15-PD0

Printer memory map is part of the PCCchip2 (refer to PCCchip2 Memory Map).

3-20	User’s Manual

Image 50

Contents MVME197LE MVME197LE/D2Restricted Rights Legend Preface Document TerminologyBIT Related Documentation Document Title Motorola Publication NumberPage Page Safety Summary Safety Depends on YOU Contents Appendix a List of Figures Xii List of Tables Xiv Introduction General DescriptionFeatures OteCharacteristics Specifications SpecificationsMVME197LE Specifications Cooling Requirements Equipment Required FCC ComplianceSupport Information Unpacking Instructions Hardware PreparationHardware Preparation and Installation VMEbus Connector P1 Configuration Switch S1 General Information Configuration SwitchesSwitch S1 S1-1 to S1-8 OFF -- All Ones Factory Configuration Connectors Installation InstructionsSwitch S6 MVME197LE Module Installation System Considerations MVME197LE/D2 Hardware Preparation and Installation Reset Switch S3 Controls and IndicatorsAbort Switch S2 Processor Bus Memory Map Front Panel Indicators DS1-DS6Memory Maps Processor Bus Memory Map Address Range Devices Accessed Port Size Local Devices Memory MapDetailed I/O Memory Maps 108 BusSwitch Register Memory Map100 110Memory Maps Ecdm CSR Register Memory Map ECDM0 ECDM1 ECDM2 ECDM3 ADDR/REGISTERDcam I2C Base Address = $C0 default Offset Dcam I2C Register Memory MapOperating Instructions VMEchip2 Memory Map Sheet 1 OffsetOperating Instructions Global Access BUS Watchdog Timeout Prescaler Adjust VMEchip2 Memory Map Sheet 2Operating Instructions VMEchip2 Memory Map Sheet 3 Operating Instructions VMEchip2 Memory Map Sheet 4 VMEchip2 Gcsr Base Address = $FFF40100Operating Instructions PCCchip2 Memory Map Printer PE Interrupt Control Register $FFF42033 Printer Fault Interrupt Control Register $FFF42031Printer SEL Interrupt Control Register $FFF42032 Printer Busy Interrupt Control Register $FFF42034Base Address Is $FFF45000 Cirrus Logic CD2400 Memory Map Offsets Size AccessCirrus Logic CD2401 Serial Port Memory Map Data Bits Address D31 D16 D15 12. MK48T08 BBRAM, TOD Clock Memory Map Accesses may be 8-bit or 32-bit, but not 16-bit11 C710 Scsi Memory Map Address Range Description Size BytesData Bits Address Function 13. Bbram Configuration Area Memory Map14. TOD Clock Memory Map 000000470476 BBRAM, TOD Clock Memory Map0460 01-W3869B03A VMEbus Accesses to the Local Peripheral BusVMEbus Memory Map 5000Multi-MPU Programming Considerations Local Reset OperationSoftware Initialization User’s Manual MC88110 MPU MVME197LE Functional DescriptionData Bus Structure Functional Description Mezzanine Address Bus Bus Data Bus 256 BusSwitchMC88110 Address Data MUX Address Memory ArrayOnboard Dram Battery Backup RAM and ClockFlash Memory Serial Port Interface VMEbus InterfaceInterfaces Printer Interface Ethernet InterfaceScsi Interface Programmable Tick TimersPeripheral Resources Scsi TerminationLocal Peripheral Bus Timeout Watchdog TimerProcessor Bus Timeout Interrupt SourcesMVME197LE/D2 Functional Description EIA-232-D Interconnections Pin Signal Signal Name and Description Number Mnemonic Table A-1. EIA-232-D InterconnectionsRing Indicator RI is sent by the modem to User’s Manual Figure A-1. Middle-of-the-Road EIA-232-D Configuration Figure A-2. Minimum EIA-232-D Connection Index NumericsIN-2 IN-3 Index

Related manuals

Manual 102 pages 60 Kb