CY8C20x36/46/66, CY8C20396
Document Number: 001-12696 Rev. *D Page 10 of 34
24-Pin QFN with USB Pinout Table 4. Pin Definitions - CY8C20396 PSoC Device [2, 3]
Pin No. Type Name Description
Digital Analog
1IO IP2[5]
2IO IP2[3]
3IO IP2[1]
4IOHR IP1[7] I2C SCL, SPI SS
5IOHR IP1[5] I2C SDA, SPI MISO
6IOHR IP1[3] SPI CLK
7IOHR IP1[1] ISSP CLK, I2C SCL, SPI MOSI
8 Power VSS Groun d
9IO ID+ USB D+
10 IO ID- USB D-
11 Power VDD Supply
12 IOHR IP1[0] ISSP DATA, I2C SDA
13 IOHR IP1[2]
14 IOHR IP1[4] Optional external clock input
(EXTCLK)
15 IOHR IP1[6]
16 RESET INPUT XRES Active high external reset with
internal pull down
17 IOH IP0[0]
18 IOH IP0[2]
19 IOH IP0[4]
20 IOH IP0[6]
21 IOH IP0[7]
22 IOH IP0[5]
23 IOH IP0[3] Integrating input
24 IOH IP0[1] Integrating input
CP Power VSS Thermal pad must be
connected to Ground
LEGEND I = Input, O = Output, OH = 5 mA High Output Drive, R = Regulated Output
P0[7]
I2C SDA, SPI MISO, P1[5]
USB D-
QFN
(Top View)
I2C SCL, SPI SS, P1[7]
SPI CLK, P1[3]
1
2
3
4
5
6
18
17
16
15
14
13
P0[0]
XRES
24
23
22
21
20
19
P0[3]
P0[5]
P0[6]
P0[2]
7
8
9
10
11
12
ISSP CLK, I2C SCL, SPI MOSI, P1[1]
VDD
P2[1]
Vss
P1[2]
ISSP DATA, I2C SDA, P1[0]
P1[4], EXTCLK
P1[6]
P0[4]
P0[1], AI
USB D+
P2[5]
P2[3]
Figure 4. CY8C20396 PSoC Device
[+] Feedback