5.2.2

Command block registers

5

- 8

5.2.3

Control block registers

5

- 13

5.3

Host Commands

5

- 13

5.3.1

Command code and parameters

5

- 14

5.3.2

Command descriptions

5

- 16

5.3.3

Error posting

5

- 63

5.4

Command Protocol

5

- 64

5.4.1

Data transferring commands from device to host

5

- 64

5.4.2

Data transferring commands from host to device

5

- 66

5.4.3

Commands without data transfer

5

- 68

5.4.4

Other commands

5

- 69

5.4.5

DMA data transfer commands

5

- 69

5.5

Ultra DMA feature set

5

- 71

5.5.1

Overview

5

- 71

5.5.2

Phases of operation

5

- 72

5.5.3

Ultra DMA data in commands

5

- 72

5.5.3.1

Initiating an Ultra DMA data in burst

5

- 72

5.5.3.2

The data in transfer

5

- 73

5.5.3.3

Pausing an Ultra DMA data in burst

5

- 73

5.5.3.4

Terminating an Ultra DMA data in burst

5

- 74

5.5.4

Ultra DMA data out commands

5

- 76

5.5.4.1

Initiating an Ultra DMA data out burst

5

- 76

5.5.4.2

The data out transfer

5

- 77

5.5.4.3

Pausing an Ultra DMA data out burst

5

- 77

5.5.4.4

Terminating an Ultra DMA data out burst

5

- 78

5.5.5

Ultra DMA CRC rules

5

- 80

5.5.6

Series termination required for Ultra DMA

5

- 81

5.6

Timing

5

- 82

5.6.1

PIO data transfer

5

- 82

5.6.2

Multiword data transfer

5

- 83

5.6.3

Ultra DMA data transfer

5

- 84

5.6.3.1

Initiating an Ultra DMA data in burst

5

- 84

5.6.3.2

Ultra DMA data burst timing requirements

5

- 85

5.6.3.3

Sustained Ultra DMA data in burst

5

- 87

5.6.3.4

Host pausing an Ultra DMA data in burst

5

- 88

5.6.3.5

Device terminating an Ultra DMA data in burst

5

- 89

C141-E056-02EN

ix

Page 10
Image 10
Fujitsu MPC3065AH, MPC3045AH manual