Dior, Hdmardy, Hstrobe, Intrq, Pidag | Fujitsu MPC3045AH, MPC3065AH

[signal]	[I/O]	[Description]
DIOR–	I	DIOR– is the strobe signal asserted by the host to read device
		registers or the data port.
HDMARDY–	I	HDMARDY– is a flow control signal for Ultra DMA data in
		bursts. This signal is asserted by the host to indicate to the device
		that the host is ready to receive Ultra DMA data in bursts.
		The host may negate HDMARDY- to pause an Ultra DMA data in
		burst.
HSTROBE	I	HSTROBE is the data out strobe signal from the host for an Ultra
		DMA data out burst. Both the rising and falling edge of
		HSTROBE latch the data from DATA 0-15 into the device. The
		host may stop generating HSTROBE edges to pause an Ultra
		DMA data out burst.
INTRQ	O	Interrupt signal to the host.
		This signal is negated in the following cases:
		– assertion of RESET– signal
		– Reset by SRST of the Device Control register
		– Write to the command register by the host
		– Read of the status register by the host
		– Completion of sector data transfer
		(without reading the Status register)
		When the device is not selected or interrupt is disabled, the
		INTRQ
		Signal shall be in a high impedance state.
CS0–	I	Chip select signal decoded from the host address bus. This signal
		is used by the host to select the command block registers.
CS1–	I	Chip select signal decoded from the host address bus. This signal
		is used by the host to select the control block registers.
DA 0-2	I	Binary decoded address signals asserted by the host to access task
		file registers.
KEY	–	Key pin for prevention of erroneous connector insertion
PIDAG–	I/O	This signal is an input mode for the master device and an output
		mode for the slave device in a daisy chain configuration. This
		signal indicates that the slave device has been completed self
		diagnostics.
		This signal is pulled up to +5 V through 10 kΩ resistor at each device.
DASP–	I/O	This is a time-multiplexed signal that indicates that the device is
		active and a slave device is present.
		This signal is pulled up to +5 V through 10 kΩ resistor at each device.

5 - 4

C141-E056-01EN

Image 67

Fujitsu MPC3045AH, MPC3065AH manual Dior, Hdmardy, Hstrobe, Intrq, Pidag

Contents

MPC3045AH MPC3065AH Disk Drives Product Manual Revision Record This page is intentionally left blank Chapter Preface Conventions for Alert Messages Liability Exception This page is intentionally left blank Contents Interface Theory of Device OperationPage Operations Figures Page Tables This page is intentionally left blank Device Overview Features Functions and performance Interface AdaptabilityPage Specifications Device Specifications Specifications summaryMPC3045AH MPC3065AH Model names and product numbers Model and product numberMPC3045AH Current and power dissipation Current fluctuation Typ. when power is turned on Drive Ready Acoustic noise specification Shock and vibration specification Error Rate Disk drive outerview Device Configuration System Configuration Configuration of disk media heads 2 1 drive connection System Configuration ATA interface 3 2 drives connection 2 drives configuration Dimensions Mounting Cable Connections Jumper Settings Installation Conditions Dimensions Orientation PCA Limitation of side-mountingPage Service area ATA Cable Connections Device connector Device connection Cable connector specificationsSpecters Strip AMP +12V Return +5V Return Power supply connector CN1CN1 11 Factory default setting Jumper configuration Factory default setting 14 Example 1 of Cable Select 13 Jumper setting of Cable Select 408 Disk Outline Actuator HeadAir filter Circuit Configuration MPC30xxAH Block diagram Power-on Sequence Power-on operation sequence Self-calibration contents Command processing during self-calibration Self-calibration execution timechart Write circuit Read/write preamplifier PreAMPWrite precompensation algorithm Read/write circuit block diagram Read circuit Frequency characteristic of programmable filter PR4 signal transfer Time base generator circuit Write clock frequency and transfer rate of each zone Servo control circuit Physical sector servo configuration on disk surface Page Servo frame format Data-surface servo formatPAD Actuator motor control Spindle motor control Page This page is intentionally left blank Interface Physical Interface Interface signals Intrq Pdiag DA1 DA2 DA0 Signal assignment on the connectorSignal assignment on the interface connector Reset Intrq DiorHdmardy Hstrobe Ddmardy Iordy 1 I/O registers DA2 DA1 DA0 I/O registers Icrc UNC Idnf Abrt TK0NF Amnf Command block registersPage DEV HS3 HS2 HS1 HS0 BSY Drdy DSC DRQ ERR Page Srst Control block registers Command code and parameters 1 Command code and parameters Command code and parameters 2 LBA Command descriptionsLBA LSB 1F2 HSC Transfer sector count 1F1 HFR = 0 or C141-E056-01EN Read Multiple XC4 BSY Drdy Intrq DRQ Execution example of Read Multiple command 1F2 HSC Transfer sector count 1F1 HFR = 0 or C141-E056-01EN LBA LBA Write Multiple XC5 LBA LSB Write Verify X3C LBA 1F4 HCL Cylinder No. LSB / LBA 1F3 HSN Sector No Identify Device XEC Initialize Device ParametersPage Information to be read by Identify Device command 1 Information to be read by Identify Device command 2 Information to be read by Identify Device command 3 Identify Device DMA XEE SET Features XEF ‘CC’ Features register values and settable modes‘AA’ ‘BB’ SET Multiple Mode XC6 Page Diagnostic code Page LBA LBA Write Buffer XE8 Page Page Page Page XFF Page ’DA’ Features Register values subcommands and functionsPage 1FE 1FF Format of device attribute value data 10 Format of insurance failure threshold value data Page Page Page 11 Contents of security password Page Page Page Page 12 Contents of Security SET Password data Page Page 14 Command code and parameters Error posting Data transferring commands from device to host ∙ Execute Device Diagnostic ∙ Initialize Device Parameters∙ Identify Device ∙ Read Sectors ∙ Read Long ∙ Read Buffer IOR BSYDrdy DRQ Intrq DRQ Intrq BSY Drdy DRQ Intrq Write Sectors command protocol BSY Drdy Intrq Commands without data transfer ∙ Read DMA ∙ Write DMA ∙ Identify Device DMA Other commandsDMA data transfer commands ∙ Read Multiple ∙ Sleep ∙ Write Multiple IOW DRQ Dmarq Dmack Ultra DMA feature set Overview Phases of operation Data in transfer Pausing an Ultra DMA data in burst Terminating an Ultra DMA data in burst Page Page Data out transfer Pausing an Ultra DMA data out burst Terminating an Ultra DMA data out burst Page Ultra DMA CRC rules DIOW-STOP Series termination required for Ultra DMA15 Recommended series termination for Ultra DMA DIOR-HDMARDY-HSTROBE DIOR-/DIOW Timing PIO data transfer Dmarq Dmack DIOR-/DIOW Multiword data transfer 10 Initiating an Ultra DMA data in burst Ultra DMA data transfer Dmardy Name Mode Comment MIN MAX 16 Ultra DMA data burst timing requirements 2 11 Sustained Ultra DMA data in burst Sustained Ultra DMA data in burst 12 Host pausing an Ultra DMA data in burst Host pausing an Ultra DMA data in burst 13 Device terminating an Ultra DMA data in burst Device terminating an Ultra DMA data in burst 14 Host terminating an Ultra DMA data in burst Host terminating an Ultra DMA data in burst 15 Initiating an Ultra DMA data out burst 16 Sustained Ultra DMA data out burst Sustained Ultra DMA data out burst 17 Device pausing an Ultra DMA data out burst Device pausing an Ultra DMA data out burst 18 Host terminating an Ultra DMA data out burst Host terminating an Ultra DMA data out burst 19 Device terminating an Ultra DMA data out burst BSY Dasp Power-on and resetPdiag Dasp Operations Response to power-on Response to hardware reset Response to software reset Response to diagnostic command MPC3065AH MPC3045AH Default parameters Logical address Address translation example in CHS mode Power save mode Address translation example in LBA mode Power SavePage Power commands Alternating defective sectors Spare area Track slip processing SP SP Automatic Alternate assignment 10 Data buffer configuration Data buffer configuration ∙ Read Sector S ∙ Read Multiple ∙ Read DMA Caching operation∙ Read Sectors ∙ Read DMA ∙ Read Multiple HAP Usage of read segmentDAP Mis-hit data Empty data Read-ahead data HAP set to hit position for data transfer Partially hit data Lack data Requested data to be transferred Write Cache ∙ Write Sectors ∙ Write Multiple ∙ Write DMA Fujitsu Canada INC Fujitsu Limited