Manuals / Fujitsu / Computer Equipment / Computer Drive

Fujitsu MPD3XXXAT Preface, Chapter, Device Overview, Device Configuration, Interface, Operations

Models: MPD3XXXAT

1 191

Download 191 pages 22.44 Kb

Page 4

PREFACE

This manual describes the MPD3xxxAT series, a 3.5-inch hard disk drive with a BUILT-IN controller that is compatible with the ATA interface.

This manual explains, in detail, how to incorporate the hard disk drives into user systems.

This manual assumes that users have a basic knowledge of hard disk drives and their application in computer systems.

This manual consists of the following six chapters:

Chapter 1	DEVICE OVERVIEW
Chapter 2	DEVICE CONFIGURATION
Chapter 3	INSTALLATION CONDITIONS
Chapter 4	THEORY OF DEVICE OPERATION
Chapter 5	INTERFACE
Chapter 6	OPERATIONS

In this manual, disk drives may be referred to as drives or devices.

C141-E069-02EN

iii

Image 4

Fujitsu MPD3XXXAT Preface, Chapter, Device Overview, Device Configuration, Installation Conditions, Interface, Operations

Contents

MPD3xxxAT DISK DRIVES PRODUCT MANUAL C141-E069-02ENRevised contents The contents of this manual is subject toREVISION RECORD EditionThis page is intentionally left blank DEVICE CONFIGURATION INSTALLATION CONDITIONSPREFACE ChapterConventions for Alert Messages LIABILITY EXCEPTION C141-E069-02ENThis page is intentionally left blank CONTENTS CHAPTERCHAPTER CHAPTERJumper Settings Location of setting jumpersFactory default setting Jumper configurationCommand block registers Host CommandsCommand code and parameters Command descriptionsDevice pausing an Ultra DMA data out burst Power-on and resetDevice Response to the Reset Response to power-onFIGURES Protocol for command abort WRITE SECTORS command protocolProtocol for the command execution without data transfer Host pausing an Ultra DMA data in burstTABLES This page is intentionally left blank 1.1 Features 1.2 Device Specifications 1.3 Power Requirements 1.4 Environmental Specifications 1.5 Acoustic Noise1.6 Shock and Vibration 1.7 Reliability 1.8 Error Rate 1.1 Features 1.1.1 Functions and performance1.1.2 Adaptability 1.1.3 Interface6 Write cache 5 Error correction and retry by ECCC141-E069-02EN 1.2 Device Specifications 1.2.1 Specifications summary SpecificationsTable 1.1 shows the specifications of the disk drive C141-E069-02EN1.2.2 Model and product number 1.3 Power RequirementsTable 1.2 Model names and product numbers Table 1.3 Current and power dissipation C141-E069-02ENFigure 1.1 Current fluctuation Typ. when power is turned on 1.4 Environmental Specifications Environmental specificationsTable 1.5 Acoustic noise specification 1.5 Acoustic Noise1.6 Shock and Vibration Table 1.6 Shock and vibration specification1.7 Reliability 1.8 Error Rate 1.9 Media DefectsCHAPTER 2 DEVICE CONFIGURATION 2.1 Device Configuration 2.2 System Configuration2.1 Device Configuration Figure 2.1 Disk drive outerview1 Disk MPD3043AT 1 disk MPD3064AT, MPD3084AT 2 disksMPD3108AT, MPD3130AT 3 disks MPD3173AT 4 disks 2 Head 3 Spindle motor2.2 System Configuration 2.2.1 ATA interface Figure 2.2 1 drive system configuration 2.2.3 2 drives connectionFigure 2.3 2 drives configuration 2.2.2 1 drive connectionC141-E069-02EN 3.1 Dimensions 3.2 Mounting 3.3 Cable Connections 3.4 Jumper Settings CHAPTER 3 INSTALLATION CONDITIONS3.1 Dimensions Figure 3.1 Dimensions C141-E069-02EN3.2 Mounting Figure 3.2 OrientationFigure 3.3 Limitation of side-mounting Figure 3.4 Mounting frame structureFigure 3.5 Surface temperature measurement points Table 3.1 Surface temperature measurement points and standard valuesFigure 3.6 Service area 3.3 Cable Connections 3.3.1 Device connector Figure 3.7 Connector locations∙ Power supply connector CN1 ∙ ATA interface connector CN1 Power supply connector CN1 Mode Setting Pins ATA interface connector3.3.2 Cable connector specifications Cable connector specifications3.3.3 Device connection Figure 3.8 Cable connectionsFigure 3.9 Power supply connector pins CN1 3.3.4 Power supply connector CN13.3.5 System configuration for Ultra DMA Cable configuration Figure 3.11 Cable type detection using CBLID- signal Host sensing the condition of the CBLID- signal 3.4 Jumper Settings 3.4.1 Location of setting jumpers Figure 3.13 Jumper locationDC Power Connector Interface ConnectorFigure 3.14 Factory default setting 3.4.3 Jumper configuration 3.4.2 Factory default settingFigure 3.15 Jumper setting of master or slave device Figure 3.17 Example 1 of Cable Select Figure 3.16 Jumper setting of Cable SelectFigure 3.18 Example 2 of Cable Select 3 Special jumper settings a 2.1 GB clip Limit capacity to 2.1 GB Master DeviceSlave Device Cable SelectThis page is intentionally left blank 4.1 Outline 4.2 Subassemblies 4.3 Circuit Configuration 4.4 Power-on sequence 4.5 Self-calibration 4.6 Read/write CircuitCHAPTER 4 THEORY OF DEVICE OPERATION 4.7 Servo Control4.2.2 Head C141-E069-02ENFigure 4.1 Head structure MPD3043AT ModelMPD3064AT Model MPD3108AT Model4.2.4 Actuator 4.2.3 Spindle4.2.5 Air filter 4.3 Circuit Configuration Figure 4.2 MPD3xxxAT Block diagram C141-E069-02EN4.4 Power-on Sequence Figure 4.3 Power-on operation sequence 4.5.1 Self-calibration contents 4.5 Self-calibrationTable 4.1 Self-calibration execution timechart 4.5.3 Command processing during self-calibration4.6.1 Read/write preamplifier PreAMP 4.6 Read/write Circuit4.6.2 Write circuit Figure 4.4 Read/write circuit block diagram C141-E069-02EN4.6.3 Read circuit Table 4.2 Write clock frequency and transfer rate of each zone 4.6.4 Time base generator circuit4.7 Servo Control Figure 4.5 Block diagram of servo control circuit 4.7.1 Servo control circuitFigure 4.6 Physical sector servo configuration on disk surface Servo frame 96 servo frames per revolution5 Power amplifier 2 Servo burst capture circuit3 A/D converter ADC 4 D/A converter DAC4.7.2 Data-surface servo format 4.7.3 Servo frame formatFigure 4.7 Servo frame format 4.7.4 Actuator motor control 4.7.5 Spindle motor control 3 Stable rotation mode 2 Acceleration modeC141-E069-02EN 5.4 Command Protocol 5.5 Ultra DMA feature set 5.6 Timing 5.1 Physical Interface 5.2 Logical Interface 5.3 Host CommandsCHAPTER 5 INTERFACE 5.1 Physical Interface 5.1.1 Interface signals Table 5.1 Interface signalsTable 5.1 shows the interface signals C141-E069-02EN5.1.2 Signal assignment on the connector Table 5.2 Signal assignment on the interface connectorsignal device is ready to receive Ultra DMA data out bursts. The device may 5.2 Logical Interface 5.2.1 I/O registersTable 5.3 I/O registers 5.2.2 Command block registers Diagnostic code X01 No Error Detected X02 HDC Register Compare Error X03 Data Buffer Compare Error X05 ROM Sum Check Error3 Features register X1F1 X80 Device 1 slave device FailedThe contents of this register indicate the device and the head number 6 Cylinder Low register X1F4Under the LBA mode, this register indicates LBA bits 15 to 7 Cylinder High register X1F5DRDY 9 Status register X1F7C141-E069-02EN 10 Command register X1F7 AlwaysAlways C141-E069-02EN5.3 Host Commands 5.2.3 Control block registers5.3.1 Command code and parameters Table 5.4 Command code and parameters 1 ofTable 5.4 Command code and parameters 2 of 5.3.2 Command descriptions At command issuance I/O registers setting contents 1 READ SECTORS X20 or1F7 HCM 1F6 HDHAt command completion I/O registers contents to be read Error information1F7 HST Status informationFigure 5.1 Execution example of READ MULTIPLE command ∙ The data transfer starts at the timing of DMARQ signal assertion At command issuance I/O registers setting contents3 READ DMA XC8 or XC9 In LBA modeAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents 1F7 HSTAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents 1F7 HSTAt command completion I/O registers contents to be read Error information1F7 HST Status informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information ∙ The data transfer starts at the timing of DMARQ signal assertionAt command issuance I/O registers setting contents R = 0 or At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationThis command can be issued in the LBA mode At command issuance I/O registers setting contentsAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 10 SEEK X7x, x X0 to XFAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError Information 11 INITIALIZE DEVICE PARAMETERSAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 1F7HCMTable 5.5 Information to be read by IDENTIFY DEVICE command 1 of C141-E069-02ENTable 5.5 Information to be read by IDENTIFY DEVICE command 2 of Table 5.5 Information to be read by IDENTIFY DEVICE command 3 of Table 5.5 Information to be read by IDENTIFY DEVICE command 4 of At command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 14 SET FEATURES XEFTable 5.6 Features register values and settable modes At command issuance I/O registers setting contents At command completion I/O registers contents to be readError information PIO default transfer modeAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 15 SET MULTIPLE MODE XC6Word 59 = 0000 The READ MULTIPLE and WRITE MULTIPLE commands are disabled =16 EXECUTE DEVICE DIAGNOSTIC When device 1 is not presentTable 5.7 Diagnostic code The READ LONG command supports only single sector operation At command issuance I/O registers setting contentsR = 0 or At command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents R = 0 or At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readPoint of timer Disable of timerAt command issuance I/O registers setting contents Period of timerAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readAt command issuance I/O registers setting contents Period of timerAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information This command is the only way to make the device enter the sleep modeAt command completion I/O registers contents to be read Error information27 CHECK POWER MODE X98 or XE5 The host checks the power mode of the device with this commandAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 1F7 HCMTable 5.8 Features Register values subcommands and functions At command issuance I-O registers setting contents SubcommandAt command completion I-O registers setting contents Error informationTable 5.9 Format of device attribute value data Table 5.10 Format of insurance failure threshold value data Read error rate Seek error ratePower-on time Number of power-on-power-off times∙ Raw attribute value Raw attributes data is retained ∙ Failure prediction capability flagBits 2 to 15 Reserved bits ∙ Check sum ∙ Insurance failure thresholdNOTE - This command may take longer than 30 s to complete At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationTable 5.11 Contents of security password At command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information ∙ SECURITY SET PASSWORD ∙ SECURITY UNLOCK ∙ SECURITY DISABLE PASSWORDSECURITY DISABLE PASSWORD SECURITY SET PASSWORDAt command issuance I-O registers setting contents At command completion I-O registers setting contentsTable 5.12 Contents of SECURITY SET PASSWORD data Table 5.13 Relationshipbetween combination of Identifier and Security level, and operation of the lock functionAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 35 SECURITY UNLOCK F2h This command cancels LOCKED MODEAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error information1F7HST Status informationTable 5.14 Command code and parameters 5.3.3 Error postingDRDY 5.4 Command Protocol 5.4.1 Data transferring commands from device to hostFigure 5.2 Read Sectors command protocol Figure 5.3 Protocol for command abort 5.4.2 Data transferring commands from host to deviceFigure 5.4 WRITE SECTORS command protocol 5.4.3 Commands without data transfer Figure 5.5 Protocol for the command execution without data transfer5.4.4 Other commands 5.4.5 DMA data transfer commandsFigure 5.6 Normal DMA data transfer 5.5 Ultra DMA feature set 5.5.1 Overview 5.5.3 Ultra DMA data in commands 5.5.2 Phases of operation5.5.3.1 Initiating an Ultra DMA data in burst 5.5.3.3 Pausing an Ultra DMA data in burst 5.5.3.2 The data in transfer5.5.3.4 Terminating an Ultra DMA data in burst b Host terminating an Ultra DMA data in burst C141-E069-02EN5.5.4 Ultra DMA data out commands 5.5.4.1 Initiating an Ultra DMA data out burst5.5.4.3 Pausing an Ultra DMA data out burst 5.5.4.2 The data out transfer5.5.4.4 Terminating an Ultra DMA data out burst b Device terminating an Ultra DMA data out burst C141-E069-02EN5.5.5 Ultra DMA CRC rules Table 5.15 Recommended series termination for Ultra DMA 5.5.6 Series termination required for Ultra DMAFigure 5.7 Ultra DMA termination with pull-up or pull-down 5.6 Timing 5.6.1 PIO data transfer Figure 5.8 PIO data transfer timing5.6.2 Multiword data transfer Figure 5.9 Multiword DMA data transfer timing mode5.6.3.1 Initiating an Ultra DMA data in burst 5.6.3 Ultra DMA data transferFigure 5.10 Initiating an Ultra DMA data in burst 5.6.3.2 Ultra DMA data burst timing requirements Table 5.16 Ultra DMA data burst timing requirements 1 ofTable 5.16 Ultra DMA data burst timing requirements 2 of tZIORDYtACK UIMLI5.6.3.3 Sustained Ultra DMA data in burst Figure 5.11 Sustained Ultra DMA data in burst5.6.3.4 Host pausing an Ultra DMA data in burst Figure 5.12 Host pausing an Ultra DMA data in burst5.6.3.5 Device terminating an Ultra DMA data in burst Figure 5.13 Device terminating an Ultra DMA data in burst5.6.3.6 Host terminating an Ultra DMA data in burst Figure 5.14 Host terminating an Ultra DMA data in burst5.6.3.7 Initiating an Ultra DMA data out burst Figure 5.15 Initiating an Ultra DMA data out burst5.6.3.8 Sustained Ultra DMA data out burst Figure 5.16 Sustained Ultra DMA data out burst5.6.3.9 Device pausing an Ultra DMA data out burst Figure 5.17 Device pausing an Ultra DMA data out burst5.6.3.10 Host terminating an Ultra DMA data out burst Figure 5.18 Host terminating an Ultra DMA data out burst5.6.3.11 Device terminating an Ultra DMA data in burst Figure 5.19 Device terminating an Ultra DMA data out burst5.6.4 Power-on and reset Figure 5.20 Power-on Reset TimingThis page is intentionally left blank 6.1 Device Response to the Reset 6.2 Address Translation 6.3 Power Save 6.4 Defect Management 6.5 Read-Ahead Cache6.6 Write Cache 6.1 Device Response to the Reset CHAPTER 6 OPERATIONS6.1.1 Response to power-on Figure 6.1 Response to power-on6.1.2 Response to hardware reset Figure 6.2 Response to hardware reset6.1.3 Response to software reset Figure 6.3 Response to software reset6.1.4 Response to diagnostic command Figure 6.4 Response to diagnostic command6.2.1 Default parameters Table 6.1 Default parameters6.2 Address Translation MPD3043AT6.2.2 Logical address Figure 6.5 Address translation example in CHS modeFigure 6.6 Address translation example in LBA mode 6.3 Power Save 6.3.1 Power save mode∙ Power-on sequence is completed ∙ A command other than power commands is issued∙ Reset hardware or software 2 Idle mode ∙ After completion of power-on sequence6.3.2 Power commands 6.4 Defect Management6.4.1 Spare area 6.4.2 Alternating defective sectorsFigure 6.7 Sector slip processing DefectiveFigure 6.8 Alternate cylinder assignment unusedFigure 6.9 Data buffer configuration 6.5.1 Data buffer configuration6.5 Read-Ahead Cache 6.5.2 Caching operation 6.5.3 Usage of read segment a. Sequential command just after non-sequential command 3 Sequential readMis-hit data Empty datab. Sequential hit HAP Completion of transferring requested dataRead-ahead data Hit dataLast position at previous read command DAP Last position at previous read command3 Full hit hit all HAP set to hit position for data transferstopped 6.6 Write Cache When the write cache function is enabled, the transferred data from the host by the WRITE SECTORS is not completely written on the disk medium at the time that the interrupt of command complete is generated. When the unrecoverable error occurs during the write operation, the command execution is stopped. Then, when the drive receives the next command, it generates an interrupt of abnormal end. However an interrupt of abnormal end is not generated when a write automatic assignment succeeds. However, since the host may issue several write commands before the drive generates an interrupt of abnormal end, the host cannot recognize that the occurred error is for which command generally. Therefore, it is very hard to retry the unrecoverable write error for the host in the write cache operation generally. So, take care to use the write cache function I, Place des Etas-Unis, SILIC 310, 94588 Rungis Cedex, FRANCE FUJITSU LIMITED Reader Comment Form