Manuals / Fujitsu / Computer Equipment / Computer Drive

Fujitsu MPG3XXXAH At command completion I/O registers contents to be read, 1F7HST, 1F6HDH, 1F5HCH

Models: MPG3XXXAH

1 195

Download 195 pages 62.57 Kb

Page 136

Manual background

At command completion (I/O registers contents to be read)

1F7H(ST)					Status information

1F6H(DH)	×	×		×		DV		Max head/LBA [MSB]

1F5H(CH)			Max. cylinder [MSB]/Max. LBA
1F4H(CL)			Max. cylinder [LSB]/Max. LBA
1F3H(SN)			Max. sector/Max. LBA [LSB]
1F2H(SC)							xx
1F1H(ER)					Error information

C141-E112-01EN

5 - 69

Image 136

Fujitsu MPG3XXXAH At command completion I/O registers contents to be read, 1F7HST, Status information, 1F6HDH, 1F5HCH

Contents

MPG3xxxAH DISK DRIVES PRODUCT MANUAL C141-E112-01ENC141-E112-01EN 59,6,215&257KHFRQWHQWVRIWKLVPDQXDOLVVXEMHFWWRFKDQJH ZLWKRXWSULRUQRWLFH This page is intentionally left blank This manual MPG3xxxAH DISK DRIVES MAINTENANCE MANUAL C141-F047 DEVICE OVERVIEW DEVICE CONFIGURATION INSTALLATION CONDITIONSMAINTENANCE AND DIAGNOSIS REMOVAL AND REPLACEMENT PROCEDURE MANUAL ORGANIZATION MPG3xxxAH DISK DRIVES PRODUCT MANUAL C141-E112This page is intentionally left blank PREFACE DEVICE CONFIGURATIONINSTALLATION CONDITIONS ChapterConventions for Alert Messages LIABILITY EXCEPTION C141-E112-01ENThis page is intentionally left blank CONTENTS CHAPTERCHAPTER CHAPTERCHAPTER Interface signals Signal assignment on the connectorCommand block registers Host CommandsCHAPTER TABLES Protocol for command abort WRITE SECTORS command protocolProtocol for the command execution without data transfer Multiword DMA data transfer timing modeTABLES This page is intentionally left blank CHAPTER 1 DEVICE OVERVIEW 1.1 Features 1.2 Device Specifications 1.3 Power Requirements1.4 Environmental Specifications 1.5 Acoustic Noise 1.6 Shock and Vibration 1.7 Reliability 1.8 Error Rate1.1.2 Adaptability 1.1.3 Interface6 Write cache 5 Error correction and retry by ECCC141-E112-01EN 1.2 Device Specifications 1.2.1 Specifications summary Specifications16.7 MB/s Max. burst PIO mode 4, burst DMA mode 66.6 MB/s Max. burst ultra DMA mode1.3 Power Requirements 1.2.2 Model and product numberTable 1.2 Model names and product numbers ModelTable 1.3 Current and power dissipation C141-E112-01ENFigure 1.1 Current fluctuation Typ. when power is turned on 1.4 Environmental Specifications Environmental specificationsTable 1.5 Acoustic noise specification 1.5 Acoustic Noise1.6 Shock and Vibration Table 1.6 Shock and vibration specification1.7 Reliability 1.8 Error Rate 1.9 Media DefectsCHAPTER 2 DEVICE CONFIGURATION 2.1 Device Configuration 2.2 System Configuration2.1 Device Configuration Figure 2.1 Disk drive outerview1 Disk MPG3102AH 1 disks MPG3153AH 2 disks MPG3204AH 2 disks 2 Head3 Spindle motor The disks are rotated by a direct drive Hall-less DC motor 4 Actuator2.2 System Configuration 2.2.1 ATA interface Figure 2.2 1 drive system configuration 2.2.3 2 drives connectionFigure 2.3 2 drives configuration 2.2.2 1 drive connectionHA host adapter consists of address decoder, driver, and receiver. ATA is an abbreviation of AT attachment. The disk drive is conformed to the ATA-5 interface 3.1 Dimensions 3.2 Handling Cautions 3.3 Mounting CHAPTER 3 INSTALLATION CONDITIONS3.4 Cable Connections 3.5 Jumper Settings 3.1 Dimensions Figure 3.1 Dimensions C141-E112-01EN3.2.2 Installation 3.2 Handling Cautions3.2.1 General notes Figure 3.2 Handling cautions3.3 Mounting Figure 3.3 DirectionFigure 3.4 Limitation of side-mounting Figure 3.5 Mounting frame structureFigure 3.6 Surface temperature measurement points Table 3.1 Surface temperature measurement points and standard valuesFigure 3.7 Service area 3.4 Cable Connections 3.4.1 Device connector ∙ Power supply connector CN1 ∙ ATA interface connector CN1Power supply connector CN1 Mode Setting Pins ATA interface connector Figure 3.8 Connector locations3.4.2 Cable connector specifications Table 3.2 Cable connector specifications3.4.3 Device connection Figure 3.9 Cable connectionsFigure 3.10 Power supply connector pins CN1 3.4.4 Power supply connector CN13.4.5 System configuration for Ultra DMA Cable configuration Figure 3.12 Cable type detection using CBLID- signal Host sensing the condition of the CBLID- signal 3.5 Jumper Settings 3.5.1 Location of setting jumpers DC Power ConnectorInterface Connector Figure 3.14 Jumper location3.5.2 Factory default setting Figure 3.15 Factory default setting 3.5.3 Jumper configurationFigure 3.16 Jumper setting of master or slave device DC PowerFigure 3.18 Example 1 of Cable Select Figure 3.17 Jumper setting of Cable SelectFigure 3.19 Example 2 of Cable Select 3 Special jumper settings a 2.1 GB clip Limit capacity to 2.1 GB Master DeviceSlave Device Cable SelectCHAPTER 4 THEORY OF DEVICE OPERATION 4.1 Outline 4.2 Subassemblies 4.3 Circuit Configuration4.4 Power-on sequence 4.5 Self-calibration 4.6 Read/write Circuit 4.7 Servo Control4.2.2 Head Figure 4.1 Head structureS p i n d l eA c t u a t o r S p i n d l eA c t u a t o r4.2.4 Actuator 4.2.3 Spindle4.2.5 Air filter 4.3 Circuit Configuration Page 4.4 Power-on Sequence Figure 4.3 Power-on operation sequence 4.5.1 Self-calibration contents 4.5 Self-calibration4.5.3 Command processing during self-calibration 4.6.1 Read/write preamplifier PreAMP 4.6 Read/write Circuit4.6.2 Write circuit 4.6.3 Read circuit Table 4.1 Transfer rate of each zone 4.6.4 Synthesizer circuit4.7 Servo Control 4.7.1 Servo control circuit Figure 4.4 Block diagram of servo control circuitServo burst capture Figure 4.5 Physical sector servo configuration on disk surface Servoframe 96 servoframes per revolution5 Power amplifier 2 Servo burst capture circuit3 A/D converter ADC 4 D/A converter DAC4.7.2 Data-surface servo format 4.7.3 Servo frame formatFigure 4.6 96 servo frames in each track 4.7.4 Actuator motor control 4.7.5 Spindle motor control 3 Stable rotation mode 2 Acceleration modeC141-E112-01EN CHAPTER INTERFACE5.1 Physical Interface 5.2 Logical Interface 5.3 Host Commands 5.4 Command Protocol 5.5 Ultra DMA feature set 5.6 Timing5.1 Physical Interface 5.1.1 Interface signals Table 5.1 shows the interface signalsTable 5.1 Interface signals C141-E112-01EN5.1.2 Signal assignment on the connector Table 5.2 Signal assignment on the interface connectorsignal register access Read or Write when the device is not ready to respond device is ready to receive Ultra DMA data out bursts. The device may5.2 Logical Interface 5.2.1 I/O registersTable 5.3 I/O registers 5.2.2 Command block registers Diagnostic code X01 No Error Detected X02 HDC Register Compare Error X03 Data Buffer Compare Error X05 ROM Sum Check Error3 Features register X1F1 X80 Device 1 slave device FailedThe contents of this register indicate the device and the head number L. 0 for CHS mode and 1 for LBA modeBit 3 HS3 CHS mode head address 3 23. LBA bit Bit 2 HS2 CHS mode head address 3 22. LBA bitDRDY 9 Status register X1F7C141-E112-01EN 10 Command register X1F7 AlwaysAlways C141-E112-01EN5.3 Host Commands 5.2.3 Control block registers5.3.1 Command code and parameters Table 5.4 Command code and parameters 1 ofTable 5.4 Command code and parameters 2 of 5.3.2 Command descriptions Transfer sector countAt command issuance I/O registers setting contents 1 READ SECTORS X20 or1F7 HCM 1F6 HDHAt command completion I/O registers contents to be read Error information1F7 HST Status informationFigure 5.1 Execution example of READ MULTIPLE command ∙ The data transfer starts at the timing of DMARQ signal assertion In LBA mode1 Multiword DMA transfer mode 2 Ultra DMA transfer modeAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents 1F7 HSTAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents 1F7 HSTAt command completion I/O registers contents to be read Error information1F7 HST Status informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information ∙ The data transfer starts at the timing of DMARQ signal assertion1 Multiword DMA transfer mode 2 Ultra DMA transfer modeAt command issuance I/O registers setting contents R = 0 or At command completion I/O registers contents to be readAt command completion I/O registers contents to be read Error informationThis command can be issued in the LBA mode At command issuance I/O registers setting contentsAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 10 SEEK X7x, x X0 to XFIn LBA mode At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error InformationTable 5.5 Information to be read by IDENTIFY DEVICE command 1 of X‘045A’Number of cylinders Number of sectors per trackTable 5.5 Information to be read by IDENTIFY DEVICE command 2 of X‘00’Table 5.5 Information to be read by IDENTIFY DEVICE command 3 of X‘3FFF’X‘01CA1E70’ Transfer sector count currently set by READ/WRITE MULTIPLE withoutInformation to be read by IDENTIFY DEVICE command 4 of C141-E112-01ENTable 5.5 Information to be read by IDENTIFY DEVICE command 5 of = SET MAX security extension enabled by SET MAX SET PASSWORDTable 5.5 Information to be read by IDENTIFY DEVICE command 6 of C141-E112-01ENAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 14 SET FEATURES XEFTable 5.6 Features register values and settable modes X‘AA’At command issuance I/O registers setting contents xx or transfer modeAt command completion I/O registers contents to be read Error information15 SET MULTIPLE MODE XC6 Automatic management levelsLevel Sector Count valueAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 16 EXECUTE DEVICE DIAGNOSTICTable 5.7 Diagnostic code The READ LONG command supports only single sector operation At command issuance I/O registers setting contentsR = 0 or At command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents R = 0 or At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readPoint of timer Disable of timerAt command issuance I/O registers setting contents Period of timerAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readAt command issuance I/O registers setting contents Period of timerAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information This command is the only way to make the device enter the sleep modeAt command completion I/O registers contents to be read Error information27 CHECK POWER MODE X98 or XE5 The host checks the power mode of the device with this commandAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 1F7 HCMTable 5.8 Features Register values subcommands and functions At command issuance I-O registers setting contents SubcommandAt command completion I-O registers setting contents Error informationTable 5.9 Format of device attribute value data Table 5.10 Format of insurance failure threshold value data Read error rate Seek error ratePower-on time Number of power-on-power-off times∙ Raw attribute value Raw attributes data is retained ∙ Failure prediction capability flagBits 2 to 15 Reserved bits ∙ Check sum ∙ Insurance failure thresholdNOTE This command may take longer than 30 s to complete At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationTable 5.11 Contents of security password At command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information ∙ SECURITY SET PASSWORD ∙ SECURITY UNLOCK ∙ SECURITY DISABLE PASSWORDSECURITY DISABLE PASSWORD SECURITY SET PASSWORD∙ WRITE DMA At command issuance I-O registers setting contents At command completion I-O registers setting contentsTable 5.12 Contents of SECURITY SET PASSWORD data Relationshipbetween combination of Identifier and Security level, and operation of the lock functionAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 35 SECURITY UNLOCK F2h This command cancels LOCKED MODEAt command issuance I-O registers setting contents At command completion I-O registers setting contentsError information 1F7 HCMAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 36-2 SET MAX SET PASSWORD F9At command completion I/O registers contents to be read Error informationSET MAX SET PASSWORD data content ContentAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information 36-4 SET MAX UNLOCK F9∙ SET MAX ADDRESS ∙ SET MAX SET PASSWORD ∙ SET MAX LOCK ∙ SET MAX UNLOCK At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationAt command completion I/O registers contents to be read Error information1F7HST Status informationTable 5.14 Command code and parameters 5.3.3 Error postingICRC 5.4 Command Protocol 5.4.1 Data transferring commands from device to hostFigure 5.2 Read Sectors command protocol Figure 5.3 Protocol for command abort 5.4.2 Data transferring commands from host to deviceStatus read Figure 5.4 WRITE SECTORS command protocolExpanded 5.4.3 Commands without data transfer Figure 5.5 Protocol for the command execution without data transfer5.4.4 Other commands 5.4.5 DMA data transfer commandsFigure 5.6 Normal DMA data transfer 5.5 Ultra DMA feature set 5.5.1 Overview 5.5.3 Ultra DMA data in commands 5.5.2 Phases of operation5.5.3.1 Initiating an Ultra DMA data in burst 5.5.3.3 Pausing an Ultra DMA data in burst 5.5.3.2 The data in transfer5.5.3.4 Terminating an Ultra DMA data in burst b Host terminating an Ultra DMA data in burst C141-E112-01EN5.5.4 Ultra DMA data out commands 5.5.4.1 Initiating an Ultra DMA data out burst5.5.4.3 Pausing an Ultra DMA data out burst 5.5.4.2 The data out transfer5.5.4.4 Terminating an Ultra DMA data out burst b Device terminating an Ultra DMA data out burst C141-E112-01EN5.5.5 Ultra DMA CRC rules Table 5.15 Recommended series termination for Ultra DMA 5.5.6 Series termination required for Ultra DMAFigure 5.7 Ultra DMA termination with pull-up or pull-down 5.6 Timing 5.6.1 PIO data transfer Figure 5.8 PIO data transfer timingFigure 5.9 Multiword DMA data transfer timing mode 5.6.2 Multiword data transfer5.6.3 Ultra DMA data transfer 5.6.3.1 Initiating an Ultra DMA data in burstDMARQ device5.6.3.2 Ultra DMA data burst timing requirements Table 5.16 Ultra DMA data burst timing requirements 1 ofTable 5.16 Ultra DMA data burst timing requirements 2 of Table 5.17 Ultra DMA sender and recipient timing requirements tDSICtDHIC tDVSIC5.6.3.3 Sustained Ultra DMA data in burst DSTROBE at deviceDD150 at device DSTROBE at host DD150 at hostFigure 5.12 Host pausing an Ultra DMA data in burst 5.6.3.4 Host pausing an Ultra DMA data in bursttRFS 5.6.3.5 Device terminating an Ultra DMA data in burst DMARQ deviceDMACK- host STOP host HDMARDY- host DSTROBE device DD150 DA0, DA1, DA2 CS0-, CS15.6.3.6 Host terminating an Ultra DMA data in burst DMACKhost STOPFigure 5.15 Initiating an Ultra DMA data out burst 5.6.3.7 Initiating an Ultra DMA data out burstDD150 host 5.6.3.8 Sustained Ultra DMA data out burst HSTROBE at host DD150 at hostHSTROBE at device DD150 at device Figure 5.16 Sustained Ultra DMA data out burst5.6.3.9 Device pausing an Ultra DMA data out burst Figure 5.17 Device pausing an Ultra DMA data out burstFigure 5.18 Host terminating an Ultra DMA data out burst 5.6.3.10 Host terminating an Ultra DMA data out bursttIORDYZ 5.6.3.11 Device terminating an Ultra DMA data in burst Figure 5.19 Device terminating an Ultra DMA data out burst5.6.4 Power-on and reset Figure 5.20 Power-on Reset TimingOPERATIONS 6.1 Device Response to the Reset 6.2 Address Translation6.3 Power Save 6.4 Defect Management 6.5 Read-Ahead Cache 6.6 Write Cache 6.1 Device Response to the Reset6.1.1 Response to power-on Figure 6.1 Response to power-on6.1.2 Response to hardware reset Figure 6.2 Response to hardware reset6.1.3 Response to software reset Figure 6.3 Response to software reset6.1.4 Response to diagnostic command Figure 6.4 Response to diagnostic commandDefault parameters 6.2.1 Default parameters6.2 Address Translation Figure 6.5 Address translation example in CHS mode 6.2.2 Logical addressFigure 6.6 Address translation example in LBA mode 6.3 Power Save 6.3.1 Power save mode1 Active mode A device enters the active mode under the following conditions∙ A command with Seek or Write or Read is issued 2 Idle mode Reset hardware or software IDLE command IDLE IMMEDIATE command6.3.2 Power commands 6.4 Defect Management6.4.1 Spare area 6.4.2 Alternating defective sectorsFigure 6.7 Sector slip processing DefectiveFigure 6.8 Alternate cylinder assignment Figure 6.9 Data buffer configuration 6.5.1 Data buffer configuration6.5 Read-Ahead Cache 6.5.2 Caching operation 6.5.3 Usage of read segment Requested data b. Sequential hit HAP Completion of transferring requested dataRead-ahead data Hit dataLast position at previous read command DAP Last position at previous read command3 Full hit hit all HAP set to hit position for data transferPartially hit data Lack dataRequested data to be transferred HAP stopped6.6 Write Cache When the write cache function is enabled, the transferred data from the host by the WRITE SECTORS is not completely written on the disk medium at the time that the interrupt of command complete is generated. When the unrecoverable error occurs during the write operation, the command execution is stopped. Then, when the drive receives the next command, it generates an interrupt of abnormal end. However an interrupt of abnormal end is not generated when a write automatic assignment succeeds. However, since the host may issue several write commands before the drive generates an interrupt of abnormal end, the host cannot recognize that the occurred error is for which command generally. Therefore, it is very hard to retry the unrecoverable write error for the host in the write cache operation generally. So, take care to use the write cache function RXQJXQJ3R*X6HRXO5HSXEOLFRI.25$ RQJZDON5RDG6WRFNOH\3DUN8EULGJHUDQNIXUWHU5LQJ0QFKHQ*50$1 XQJ+DQV9lJ66ROOHQWXUD618-,768/,0,7 5HDGHU&RPPHQWRUP