Manuals / Fujitsu / Computer Equipment / Computer Drive

Fujitsu MPG3XXXAH manual Synthesizer circuit, 1 Transfer rate of each zone, Servo Control

Models: MPG3XXXAH

1 195

Download 195 pages 62.57 Kb

Page 59

4.6.4Synthesizer circuit

The drive uses constant density recording to increase total capacity. This is different from the conventional method of recording data with a fixed data transfer rate at all data area. In the constant density recording method, data area is divided into zones by radius and the data transfer rate is set so that the recording density of the inner cylinder of each zone is nearly constant. The drive divides data area into 15 zones to set the data transfer rate. Table 4.1 describes the data transfer rate and recording density (BPI) of each zone.

Table 4.1 Transfer rate of each zone

	Zone	0	1	2	3	4	5	6	7

	Cylinder	0	1216	2432	3744	4832	5824	7744	9632
		to	to	to	to	to	to	to	to
		1215	2431	3743	4831	5823	7743	9631	10815

	Transfer rate	50.82	50.82	50.82	50.20	49.41	47.45	45.49	43.92
	[MB/s]	50.82	50.82	50.82	50.20	49.41	47.45	45.49	43.92
	[MB/s]


	Zone	8	9	10	11	12	13	14

	Cylinder	10816	12352	13952	15232	16288	17824	19072
		to	to	to	to	to	to	to
		12351	13951	15231	16287	17823	19071	19423

	Transfer rate	41.76	39.53	37.65	36.08	33.73	31.76	29.65
	[MB/s]	41.76	39.53	37.65	36.08	33.73	31.76	29.65
	[MB/s]

The MPU transfers the data transfer rate setup data to the RDC that includes the time base generator circuit to change the data transfer rate.

4.7Servo Control

The actuator motor and the spindle motor are submitted to servo control. The actuator motor is controlled for moving and positioning the head to the track containing the desired data. To turn the disk at a constant velocity, the actuator motor is controlled according to the servo data that is written on the data side beforehand.

4 - 12

C141-E112-01EN

Image 59

Fujitsu MPG3XXXAH manual Synthesizer circuit, 1 Transfer rate of each zone, Servo Control

Contents

C141-E112-01EN MPG3xxxAH DISK DRIVES PRODUCT MANUAL7KHFRQWHQWVRIWKLVPDQXDOLVVXEMHFWWRFKDQJH ZLWKRXWSULRUQRWLFH 59,6,215&25C141-E112-01EN This page is intentionally left blank MANUAL ORGANIZATION MPG3xxxAH DISK DRIVES PRODUCT MANUAL C141-E112 This manual MPG3xxxAH DISK DRIVES MAINTENANCE MANUAL C141-F047DEVICE OVERVIEW DEVICE CONFIGURATION INSTALLATION CONDITIONS MAINTENANCE AND DIAGNOSIS REMOVAL AND REPLACEMENT PROCEDUREThis page is intentionally left blank Chapter PREFACEDEVICE CONFIGURATION INSTALLATION CONDITIONSConventions for Alert Messages C141-E112-01EN LIABILITY EXCEPTIONThis page is intentionally left blank CHAPTER CONTENTSCHAPTER CHAPTERCHAPTER Host Commands Interface signalsSignal assignment on the connector Command block registersCHAPTER TABLES Host pausing an Ultra DMA data in burst Protocol for command abortWRITE SECTORS command protocol Protocol for the command execution without data transferTABLES This page is intentionally left blank 1.6 Shock and Vibration 1.7 Reliability 1.8 Error Rate CHAPTER 1 DEVICE OVERVIEW1.1 Features 1.2 Device Specifications 1.3 Power Requirements 1.4 Environmental Specifications 1.5 Acoustic Noise1.1.3 Interface 1.1.2 AdaptabilityC141-E112-01EN 5 Error correction and retry by ECC6 Write cache 16.7 MB/s Max. burst PIO mode 4, burst DMA mode 1.2 Device Specifications 1.2.1 Specifications summarySpecifications ATA-5Model 1.3 Power Requirements1.2.2 Model and product number Table 1.2 Model names and product numbersC141-E112-01EN Table 1.3 Current and power dissipationFigure 1.1 Current fluctuation Typ. when power is turned on 1.5 Acoustic Noise 1.4 Environmental SpecificationsEnvironmental specifications Table 1.5 Acoustic noise specification1.7 Reliability Table 1.6 Shock and vibration specification1.6 Shock and Vibration 1.9 Media Defects 1.8 Error RateFigure 2.1 Disk drive outerview CHAPTER 2 DEVICE CONFIGURATION2.1 Device Configuration 2.2 System Configuration 2.1 Device ConfigurationThe disks are rotated by a direct drive Hall-less DC motor 4 Actuator 1 DiskMPG3102AH 1 disks MPG3153AH 2 disks MPG3204AH 2 disks 2 Head 3 Spindle motor2.2.2 1 drive connection 2.2 System Configuration 2.2.1 ATA interfaceFigure 2.2 1 drive system configuration 2.2.3 2 drives connection Figure 2.3 2 drives configurationHA host adapter consists of address decoder, driver, and receiver. ATA is an abbreviation of AT attachment. The disk drive is conformed to the ATA-5 interface 3.4 Cable Connections 3.5 Jumper Settings 3.1 Dimensions CHAPTER 3 INSTALLATION CONDITIONS3.1 Dimensions 3.2 Handling Cautions 3.3 Mounting C141-E112-01EN Figure 3.1 DimensionsFigure 3.2 Handling cautions 3.2.2 Installation3.2 Handling Cautions 3.2.1 General notesFigure 3.3 Direction 3.3 MountingFigure 3.5 Mounting frame structure Figure 3.4 Limitation of side-mountingTable 3.1 Surface temperature measurement points and standard values Figure 3.6 Surface temperature measurement pointsFigure 3.7 Service area Figure 3.8 Connector locations 3.4 Cable Connections 3.4.1 Device connector∙ Power supply connector CN1 ∙ ATA interface connector CN1 Power supply connector CN1 Mode Setting Pins ATA interface connectorFigure 3.9 Cable connections 3.4.2 Cable connector specificationsTable 3.2 Cable connector specifications 3.4.3 Device connection3.4.5 System configuration for Ultra DMA 3.4.4 Power supply connector CN1Figure 3.10 Power supply connector pins CN1 Cable configuration Figure 3.12 Cable type detection using CBLID- signal Host sensing the condition of the CBLID- signal Figure 3.14 Jumper location 3.5 Jumper Settings 3.5.1 Location of setting jumpersDC Power Connector Interface ConnectorDC Power 3.5.2 Factory default settingFigure 3.15 Factory default setting 3.5.3 Jumper configuration Figure 3.16 Jumper setting of master or slave deviceFigure 3.19 Example 2 of Cable Select Figure 3.17 Jumper setting of Cable SelectFigure 3.18 Example 1 of Cable Select Cable Select 3 Special jumper settings a 2.1 GB clip Limit capacity to 2.1 GBMaster Device Slave Device4.7 Servo Control CHAPTER 4 THEORY OF DEVICE OPERATION4.1 Outline 4.2 Subassemblies 4.3 Circuit Configuration 4.4 Power-on sequence 4.5 Self-calibration 4.6 Read/write CircuitS p i n d l eA c t u a t o r 4.2.2 HeadFigure 4.1 Head structure S p i n d l eA c t u a t o r4.2.5 Air filter 4.2.3 Spindle4.2.4 Actuator 4.3 Circuit Configuration Page 4.4 Power-on Sequence Figure 4.3 Power-on operation sequence 4.5 Self-calibration 4.5.1 Self-calibration contents4.5.3 Command processing during self-calibration 4.6.2 Write circuit 4.6 Read/write Circuit4.6.1 Read/write preamplifier PreAMP 4.6.3 Read circuit 4.7 Servo Control 4.6.4 Synthesizer circuitTable 4.1 Transfer rate of each zone Servo burst capture Figure 4.4 Block diagram of servo control circuit4.7.1 Servo control circuit Servoframe 96 servoframes per revolution Figure 4.5 Physical sector servo configuration on disk surface4 D/A converter DAC 5 Power amplifier2 Servo burst capture circuit 3 A/D converter ADC4.7.3 Servo frame format 4.7.2 Data-surface servo formatFigure 4.6 96 servo frames in each track 4.7.4 Actuator motor control 4.7.5 Spindle motor control C141-E112-01EN 2 Acceleration mode3 Stable rotation mode 5.4 Command Protocol 5.5 Ultra DMA feature set 5.6 Timing CHAPTERINTERFACE 5.1 Physical Interface 5.2 Logical Interface 5.3 Host CommandsC141-E112-01EN 5.1 Physical Interface 5.1.1 Interface signalsTable 5.1 shows the interface signals Table 5.1 Interface signalsTable 5.2 Signal assignment on the interface connector 5.1.2 Signal assignment on the connectorsignal device is ready to receive Ultra DMA data out bursts. The device may register access Read or Write when the device is not ready to respond5.2.1 I/O registers 5.2 Logical InterfaceTable 5.3 I/O registers 5.2.2 Command block registers X80 Device 1 slave device Failed Diagnostic code X01 No Error Detected X02 HDC Register Compare ErrorX03 Data Buffer Compare Error X05 ROM Sum Check Error 3 Features register X1F1Under the LBA mode, this register indicates LBA bits 23 to The contents of this register indicate the device and the head number6 Cylinder Low register X1F4 7 Cylinder High register X1F5C141-E112-01EN 9 Status register X1F7DRDY C141-E112-01EN 10 Command register X1F7Always Always5.2.3 Control block registers 5.3 Host CommandsTable 5.4 Command code and parameters 1 of 5.3.1 Command code and parametersTable 5.4 Command code and parameters 2 of Transfer sector count 5.3.2 Command descriptions1F6 HDH At command issuance I/O registers setting contents1 READ SECTORS X20 or 1F7 HCMStatus information At command completion I/O registers contents to be readError information 1F7 HSTFigure 5.1 Execution example of READ MULTIPLE command In LBA mode ∙ The data transfer starts at the timing of DMARQ signal assertionAt command issuance I/O registers setting contents 3 READ DMA XC8 or XC91F7 HST At command completion I/O registers contents to be readError information At command issuance I/O registers setting contents1F7 HST At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsStatus information At command completion I/O registers contents to be readError information 1F7 HST∙ The data transfer starts at the timing of DMARQ signal assertion At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command issuance I/O registers setting contentsR = 0 or At command completion I/O registers contents to be read Error informationAt command issuance I/O registers setting contents At command completion I/O registers contents to be readError information This command can be issued in the LBA mode10 SEEK X7x, x X0 to XF At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error information11 INITIALIZE DEVICE PARAMETERS At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error InformationNumber of sectors per track Table 5.5 Information to be read by IDENTIFY DEVICE command 1 ofX‘045A’ Number of cylindersX‘00’ Table 5.5 Information to be read by IDENTIFY DEVICE command 2 ofTransfer sector count currently set by READ/WRITE MULTIPLE without Table 5.5 Information to be read by IDENTIFY DEVICE command 3 ofX‘3FFF’ X‘01CA1E70’C141-E112-01EN Information to be read by IDENTIFY DEVICE command 4 of= SET MAX security extension enabled by SET MAX SET PASSWORD Table 5.5 Information to be read by IDENTIFY DEVICE command 5 ofC141-E112-01EN Table 5.5 Information to be read by IDENTIFY DEVICE command 6 of14 SET FEATURES XEF At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationX‘AA’ Table 5.6 Features register values and settable modesPIO default transfer mode At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationReserved Automatic management levelsLevel Sector Count value16 EXECUTE DEVICE DIAGNOSTIC At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationTable 5.7 Diagnostic code Error information The READ LONG command supports only single sector operationAt command issuance I/O registers setting contents R = 0 or At command completion I/O registers contents to be readAt command issuance I/O registers setting contents At command issuance I/O registers setting contentsR = 0 or At command completion I/O registers contents to be read Error informationAt command completion I/O registers contents to be read At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsPeriod of timer Point of timerDisable of timer At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read At command completion I/O registers contents to be readError information At command issuance I/O registers setting contentsError information At command issuance I/O registers setting contentsPeriod of timer At command completion I/O registers contents to be readThis command is the only way to make the device enter the sleep mode At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationThe host checks the power mode of the device with this command At command completion I/O registers contents to be readError information 27 CHECK POWER MODE X98 or XE51F7 HCM At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationTable 5.8 Features Register values subcommands and functions Error information At command issuance I-O registers setting contentsSubcommand At command completion I-O registers setting contentsTable 5.9 Format of device attribute value data Table 5.10 Format of insurance failure threshold value data Number of power-on-power-off times Read error rateSeek error rate Power-on time∙ Insurance failure threshold ∙ Raw attribute value Raw attributes data is retained∙ Failure prediction capability flag Bits 2 to 15 Reserved bits ∙ Check sumError information NOTE This command may take longer than 30 s to completeAt command issuance I/O registers setting contents At command completion I/O registers contents to be readTable 5.11 Contents of security password 1F7 HCM At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error information1F7 HCM At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error information∙ SECURITY SET PASSWORD ∙ SECURITY UNLOCK ∙ SECURITY DISABLE PASSWORD At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error informationAt command completion I-O registers setting contents SECURITY DISABLE PASSWORDSECURITY SET PASSWORD ∙ WRITE DMA At command issuance I-O registers setting contentsoperation of the lock function Table 5.12 Contents of SECURITY SET PASSWORD dataRelationship between combination of Identifier and Security level, and35 SECURITY UNLOCK F2h This command cancels LOCKED MODE At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error information1F7 HCM At command issuance I-O registers setting contentsAt command completion I-O registers setting contents Error information36-2 SET MAX SET PASSWORD F9 At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationContent At command completion I/O registers contents to be readError information SET MAX SET PASSWORD data content36-4 SET MAX UNLOCK F9 At command issuance I/O registers setting contentsAt command completion I/O registers contents to be read Error informationError information ∙ SET MAX ADDRESS ∙ SET MAX SET PASSWORD ∙ SET MAX LOCK∙ SET MAX UNLOCK At command issuance I/O registers setting contents At command completion I/O registers contents to be readStatus information At command completion I/O registers contents to be readError information 1F7HSTICRC 5.3.3 Error postingTable 5.14 Command code and parameters 5.4.1 Data transferring commands from device to host 5.4 Command ProtocolFigure 5.2 Read Sectors command protocol 5.4.2 Data transferring commands from host to device Figure 5.3 Protocol for command abortExpanded Figure 5.4 WRITE SECTORS command protocolStatus read Figure 5.5 Protocol for the command execution without data transfer 5.4.3 Commands without data transfer5.4.5 DMA data transfer commands 5.4.4 Other commandsFigure 5.6 Normal DMA data transfer 5.5 Ultra DMA feature set 5.5.1 Overview 5.5.3.1 Initiating an Ultra DMA data in burst 5.5.2 Phases of operation5.5.3 Ultra DMA data in commands 5.5.3.2 The data in transfer 5.5.3.3 Pausing an Ultra DMA data in burst5.5.3.4 Terminating an Ultra DMA data in burst C141-E112-01EN b Host terminating an Ultra DMA data in burst5.5.4.1 Initiating an Ultra DMA data out burst 5.5.4 Ultra DMA data out commands5.5.4.2 The data out transfer 5.5.4.3 Pausing an Ultra DMA data out burst5.5.4.4 Terminating an Ultra DMA data out burst C141-E112-01EN b Device terminating an Ultra DMA data out burst5.5.5 Ultra DMA CRC rules Figure 5.7 Ultra DMA termination with pull-up or pull-down 5.5.6 Series termination required for Ultra DMATable 5.15 Recommended series termination for Ultra DMA Figure 5.8 PIO data transfer timing 5.6 Timing 5.6.1 PIO data transferFigure 5.9 Multiword DMA data transfer timing mode 5.6.2 Multiword data transferdevice 5.6.3 Ultra DMA data transfer5.6.3.1 Initiating an Ultra DMA data in burst DMARQTable 5.16 Ultra DMA data burst timing requirements 1 of 5.6.3.2 Ultra DMA data burst timing requirementsTable 5.16 Ultra DMA data burst timing requirements 2 of tDVSIC Table 5.17 Ultra DMA sender and recipient timing requirementstDSIC tDHICDD150 at host 5.6.3.3 Sustained Ultra DMA data in burstDSTROBE at device DD150 at device DSTROBE at hosttRFS 5.6.3.4 Host pausing an Ultra DMA data in burstFigure 5.12 Host pausing an Ultra DMA data in burst DA0, DA1, DA2 CS0-, CS1 5.6.3.5 Device terminating an Ultra DMA data in burstDMARQ device DMACK- host STOP host HDMARDY- host DSTROBE device DD150STOP 5.6.3.6 Host terminating an Ultra DMA data in burstDMACK hostDD150 host 5.6.3.7 Initiating an Ultra DMA data out burstFigure 5.15 Initiating an Ultra DMA data out burst Figure 5.16 Sustained Ultra DMA data out burst 5.6.3.8 Sustained Ultra DMA data out burstHSTROBE at host DD150 at host HSTROBE at device DD150 at deviceFigure 5.17 Device pausing an Ultra DMA data out burst 5.6.3.9 Device pausing an Ultra DMA data out bursttIORDYZ 5.6.3.10 Host terminating an Ultra DMA data out burstFigure 5.18 Host terminating an Ultra DMA data out burst Figure 5.19 Device terminating an Ultra DMA data out burst 5.6.3.11 Device terminating an Ultra DMA data in burstFigure 5.20 Power-on Reset Timing 5.6.4 Power-on and reset6.6 Write Cache 6.1 Device Response to the Reset OPERATIONS6.1 Device Response to the Reset 6.2 Address Translation 6.3 Power Save 6.4 Defect Management 6.5 Read-Ahead CacheFigure 6.1 Response to power-on 6.1.1 Response to power-onFigure 6.2 Response to hardware reset 6.1.2 Response to hardware resetFigure 6.3 Response to software reset 6.1.3 Response to software resetFigure 6.4 Response to diagnostic command 6.1.4 Response to diagnostic command6.2 Address Translation 6.2.1 Default parametersDefault parameters Figure 6.5 Address translation example in CHS mode 6.2.2 Logical address6.3.1 Power save mode Figure 6.6 Address translation example in LBA mode 6.3 Power Save∙ A reset is issued in the sleep mode ∙ A command with Seek or Write or Read is issued 2 Idle modeReset hardware or software IDLE command IDLE IMMEDIATE command A command without Seek or Write or Read is issued 3 Standby mode6.4 Defect Management 6.3.2 Power commandsDefective 6.4.1 Spare area6.4.2 Alternating defective sectors Figure 6.7 Sector slip processingFigure 6.8 Alternate cylinder assignment 6.5 Read-Ahead Cache 6.5.1 Data buffer configurationFigure 6.9 Data buffer configuration 6.5.2 Caching operation 6.5.3 Usage of read segment Requested data Hit data b. Sequential hitHAP Completion of transferring requested data Read-ahead dataHAP set to hit position for data transfer Last position at previous read commandDAP Last position at previous read command 3 Full hit hit allHAP stopped Partially hit dataLack data Requested data to be transferred6.6 Write Cache When the write cache function is enabled, the transferred data from the host by the WRITE SECTORS is not completely written on the disk medium at the time that the interrupt of command complete is generated. When the unrecoverable error occurs during the write operation, the command execution is stopped. Then, when the drive receives the next command, it generates an interrupt of abnormal end. However an interrupt of abnormal end is not generated when a write automatic assignment succeeds. However, since the host may issue several write commands before the drive generates an interrupt of abnormal end, the host cannot recognize that the occurred error is for which command generally. Therefore, it is very hard to retry the unrecoverable write error for the host in the write cache operation generally. So, take care to use the write cache function XQJ+DQV9lJ66ROOHQWXUD61 RXQJXQJ3R*X6HRXO5HSXEOLFRI.25$RQJZDON5RDG6WRFNOH\3DUN8EULGJH UDQNIXUWHU5LQJ0QFKHQ*50$15HDGHU&RPPHQWRUP 8-,768/,0,7