Intel Xeon, 6300ESB ICH user manual +$&0,,+

Page 10

Product Overview

 

 

Figure 2. Placement - Top￿￿￿￿￿￿￿￿￿View

 

'

 

￿￿￿￿￿￿

 

 

 

￿$ 2￿￿

PXH

￿￿￿￿￿-.￿￿￿*￿￿/￿1&￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿1$ ￿￿￿￿￿1￿￿￿￿&0..￿&0

￿￿￿#￿￿

￿￿￿

 

-

 

 

￿￿￿￿￿￿￿￿￿￿-.￿￿￿*￿￿￿￿￿￿￿*￿￿/+$￿￿&0￿￿,,+￿

 

￿%&

￿'!'

 

6300ESB I/O￿￿￿￿￿￿￿￿￿￿￿Controller

Intel®

￿()￿￿￿￿￿￿￿￿￿￿

 

￿￿￿￿

 

 

￿3￿

 

 

￿"￿￿￿

 

￿￿￿

MCH

￿￿￿

 

 

￿￿￿

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

￿

 

 

 

 

 

 

 

 

 

￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿

 

+

 

 

 

￿￿￿￿

 

 

2￿!+

 

￿￿￿

￿!￿￿1￿￿

 

 

 

 

￿

 

 

 

 

 

 

 

￿￿￿￿

 

 

￿￿￿

 

+

￿￿￿

 

!!

 

 

 

 

 

￿￿￿￿￿￿￿￿

 

￿￿￿

￿￿￿

 

 

 

 

 

 

 

 

 

 

￿

 

 

 

 

 

 

 

 

/￿

10Intel® Xeon™ Processor, Intel® E7520 Chipset, Intel® 6300ESB ICH Development Kit User’s Manual

Image 10
Contents User’s Manual SeptemberContents Contents Contents Figures TablesRevision History Date Revision DescriptionProduct Overview Product ContentsRelated Documents Products Feature List Block Diagram +$&0,,+ Memory Subsystem Dimm Placement DDR2Dimm Placement DDR2 Supported Dimm Module TypesMemory Population Rules and Configurations DDR2 400 Memory Dimm OrderingSoft Off Power ButtonPlatform Management Sleep States Supported4 S3 State 2 S1 State3 S2 State 5 S4 StatePCI PM Support Platform ManagementSystem Fan Operation Processor Thermal ManagementPrecautions Equipment Required for CRB UsageDriver and OS Requirements Drivers included on CDEquipment Required for CRB Usage Windows Compatible Driver Package Contents Jumpers and Headers JumpersJumper Settings Sheet 1 Ref Des Description/SettingsJumper Settings Sheet 2 BSEL0 J4J3Jumper Settings Sheet 3 IchsmbclkBlock Diagram Power DiagramsSystem Overview Clock Block Diagram Platform ClockingPlatform Resets Platform Reset DiagramSMBus Block Diagram SMBusIRQ Routing Diagram Platform IRQ RoutingProcessor VRD Settings Sheet 1 VRD VID HeadersProcessor VRD Settings Sheet 2 Power Buttons Miscellaneous ButtonsLevel 1 Debug Port 80/BIOS Debug ProcedureLevel 1 Debug Port 80/BIOS Test Pass/Fail Criteria Cause of FailureLevel 3 Debug Voltage References Level 2 Debug Power SequenceLevel 2 Debug Power Sequence Level 3 Debug Voltage ReferencesComponent Quantity per Heatsink AssemblyComponents Requiring Heat Sink Assembly BoardProcessor Heat Sink Installation Instructions Inserting Processor in SocketInstalling the Processor Backplate Installing the Heatsink