Intel 6300ESB ICH, Xeon user manual System Overview, Power Diagrams, Block Diagram

Page 25

 

System Overview

System Overview

5

 

 

 

 

5.1Power Diagrams

 

Figure 5 shows the power distribution for the CRB. Refer to the CRB schematics for details on the

 

power distribution logic. (Contact your Intel field sales representative to obtain the schematics

 

file.)

 

 

￿￿￿

 

￿￿￿￿￿￿￿￿!"!"

Figure 5.

Power Distribution￿￿￿

Block Diagram

 

 

￿￿

 

 

￿￿

 

 

 

￿￿￿

 

 

 

￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿

 

￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿

￿￿￿￿￿ ￿￿￿

￿￿￿

￿ ￿

 

May￿￿￿be Shared￿

￿￿￿￿￿ ￿￿￿￿

 

 

￿￿￿￿

￿￿￿￿

 

￿￿￿￿

￿￿￿￿

 

 

￿￿￿￿￿￿￿￿￿￿￿￿￿￿

VRM 10.1

￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿

￿￿￿￿￿￿￿￿

 

 

650WSI

 

 

 

 

￿￿￿￿￿￿￿￿

 

(EPS12V)

 

 

 

 

 

Intel® Xeon™ Processor, Intel® E7520 Chipset, Intel® 6300ESB ICH Development Kit User’s Manual

25

Image 25
Contents September User’s ManualContents Contents Contents Tables FiguresDate Revision Description Revision HistoryProduct Overview Product ContentsRelated Documents Products Feature List Block Diagram +$&0,,+ Dimm Placement DDR2 Dimm Placement DDR2Memory Subsystem Supported Dimm Module TypesDDR2 400 Memory Dimm Ordering Memory Population Rules and ConfigurationsPlatform Management Power ButtonSoft Off Sleep States Supported3 S2 State 2 S1 State4 S3 State 5 S4 StatePlatform Management PCI PM SupportProcessor Thermal Management System Fan OperationEquipment Required for CRB Usage PrecautionsDrivers included on CD Driver and OS RequirementsEquipment Required for CRB Usage Windows Compatible Driver Package Contents Jumpers Jumpers and HeadersRef Des Description/Settings Jumper Settings Sheet 1BSEL0 J4J3 Jumper Settings Sheet 2Ichsmbclk Jumper Settings Sheet 3Block Diagram Power DiagramsSystem Overview Platform Clocking Clock Block DiagramPlatform Reset Diagram Platform ResetsSMBus SMBus Block DiagramPlatform IRQ Routing IRQ Routing DiagramVRD VID Headers Processor VRD Settings Sheet 1Processor VRD Settings Sheet 2 Miscellaneous Buttons Power ButtonsLevel 1 Debug Port 80/BIOS Debug ProcedureLevel 1 Debug Port 80/BIOS Test Pass/Fail Criteria Cause of FailureLevel 2 Debug Power Sequence Level 2 Debug Power SequenceLevel 3 Debug Voltage References Level 3 Debug Voltage ReferencesComponents Requiring Heat Sink Assembly Heatsink AssemblyComponent Quantity per BoardInserting Processor in Socket Processor Heat Sink Installation InstructionsInstalling the Processor Backplate Installing the Heatsink