Intel 6300ESB ICH, Xeon user manual Contents

Page 3

Contents

Contents

1

Product Overview

7

 

1.1

Related Documents

7

 

1.2

Product Contents

7

 

1.3

Products Feature List

8

 

1.4

Block Diagram

9

 

 

1.4.1

Memory Subsystem

11

 

 

1.4.2 DIMM Placement DDR2 400

11

 

1.5

Memory Population Rules and Configurations

12

2

Platform Management

13

 

2.1

Power Button

13

 

2.2

Soft Off

................................................................................................................................

13

 

2.3

Sleep States Supported

13

 

 

2.3.1

S0 State

13

 

 

2.3.2

S1 State

14

 

 

2.3.3

S2 State

14

 

 

2.3.4

S3 State

14

 

 

2.3.5

S4 State

14

 

 

2.3.6

S5 State

15

 

 

2.3.7

Wake-Up Events

15

 

 

2.3.8 Wake-Up from S1 Sleep State

15

 

 

2.3.9 Wake-Up from S4 and S5 States

15

 

2.4

PCI PM Support

15

 

2.5

Platform Management

15

 

 

2.5.1

Processor Thermal Management

16

 

2.6

System Fan Operation

16

3

Equipment Required for CRB Usage

17

 

3.1

Precautions

17

 

3.2

Driver and OS Requirements

18

 

 

3.2.1 Drivers included on CD

18

4

Jumpers and Headers

21

 

4.1

Jumpers

21

5

System Overview

25

 

5.1

Power Diagrams

25

 

5.2

Platform Clocking

26

 

5.3

Platform Resets

27

 

5.4

SMBus

................................................................................................................................

28

 

5.5

Platform IRQ Routing

29

 

5.6

VRD VID Headers

30

 

5.7

Miscellaneous Buttons

32

6

Debug Procedure

33

 

6.1

Level 1 Debug (Port 80/BIOS)

33

 

6.2

Level 2 Debug (Power Sequence)

34

Intel® Xeon™ Processor, Intel® E7520 Chipset, Intel® 6300ESB ICH Development Kit User’s Manual

3

Image 3
Contents September User’s ManualContents Contents Contents Tables FiguresDate Revision Description Revision HistoryProduct Contents Product OverviewRelated Documents Products Feature List Block Diagram +$&0,,+ Supported Dimm Module Types Dimm Placement DDR2Dimm Placement DDR2 Memory SubsystemDDR2 400 Memory Dimm Ordering Memory Population Rules and ConfigurationsSleep States Supported Power ButtonPlatform Management Soft Off5 S4 State 2 S1 State3 S2 State 4 S3 StatePlatform Management PCI PM SupportProcessor Thermal Management System Fan OperationEquipment Required for CRB Usage PrecautionsDrivers included on CD Driver and OS RequirementsEquipment Required for CRB Usage Windows Compatible Driver Package Contents Jumpers Jumpers and HeadersRef Des Description/Settings Jumper Settings Sheet 1BSEL0 J4J3 Jumper Settings Sheet 2Ichsmbclk Jumper Settings Sheet 3Power Diagrams Block DiagramSystem Overview Platform Clocking Clock Block DiagramPlatform Reset Diagram Platform ResetsSMBus SMBus Block DiagramPlatform IRQ Routing IRQ Routing DiagramVRD VID Headers Processor VRD Settings Sheet 1Processor VRD Settings Sheet 2 Miscellaneous Buttons Power ButtonsTest Pass/Fail Criteria Cause of Failure Debug ProcedureLevel 1 Debug Port 80/BIOS Level 1 Debug Port 80/BIOSLevel 3 Debug Voltage References Level 2 Debug Power SequenceLevel 2 Debug Power Sequence Level 3 Debug Voltage ReferencesBoard Heatsink AssemblyComponents Requiring Heat Sink Assembly Component Quantity perInserting Processor in Socket Processor Heat Sink Installation InstructionsInstalling the Processor Backplate Installing the Heatsink