Intel 6300ESB ICH, Xeon user manual Jumpers and Headers

Page 21

 

Jumpers and Headers

Jumpers and Headers

4

 

 

 

 

This section describes the platform component placement as well as configuration, test and debug features of the Intel® Xeon™ Processor with 800 MHz System Bus and Intel® E7520 and Intel® 6300ESB Customer Reference Board.

4.1Jumpers

Figure 4 depicts all jumpers on the CRB. Table 4 illustrates the settings and usage of the jumpers. Review Table 4 and Figure 4 before changing default setting of the jumpers on the CRB.

Figure 4.

Intel® Xeon™ Processor with 800 MHz System Bus and Intel® E7520 and Intel®

 

 

6300ESB￿￿￿￿Customer ￿￿￿￿Reference￿￿￿￿Board

Jumper￿￿￿￿￿￿￿￿

 

 

 

 

 

 

 

 

 

+

+

+

 

 

 

 

 

 

￿￿￿￿￿￿￿￿￿￿

 

 

 

 

 

 

 

 

 

MCH

 

 

 

 

 

 

Intel®

￿￿￿￿

 

 

 

 

 

PXH￿￿￿￿

￿￿￿￿

6300ESB￿￿￿￿

 

￿￿￿￿￿￿￿￿￿￿

￿￿￿￿￿￿￿￿

￿￿￿￿

 

￿￿￿￿Controller￿￿￿￿I/O ￿￿￿￿￿￿￿￿￿￿￿￿

 

￿￿￿￿￿￿

 

 

￿￿￿￿￿￿￿￿

 

 

￿￿￿￿

 

￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿￿

￿￿￿￿

￿￿￿￿

￿￿￿￿

￿￿￿￿

 

 

￿￿￿￿

 

 

 

 

 

 

+

 

￿￿￿￿￿￿￿￿

Intel® Xeon™ Processor, Intel® E7520 Chipset, Intel® 6300ESB ICH Development Kit User’s Manual

21

Image 21
Contents September User’s ManualContents Contents Contents Tables FiguresDate Revision Description Revision HistoryProduct Contents Product OverviewRelated Documents Products Feature List Block Diagram +$&0,,+ Dimm Placement DDR2 Dimm Placement DDR2Memory Subsystem Supported Dimm Module TypesDDR2 400 Memory Dimm Ordering Memory Population Rules and ConfigurationsPlatform Management Power ButtonSoft Off Sleep States Supported3 S2 State 2 S1 State4 S3 State 5 S4 StatePlatform Management PCI PM SupportProcessor Thermal Management System Fan OperationEquipment Required for CRB Usage PrecautionsDrivers included on CD Driver and OS RequirementsEquipment Required for CRB Usage Windows Compatible Driver Package Contents Jumpers Jumpers and HeadersRef Des Description/Settings Jumper Settings Sheet 1BSEL0 J4J3 Jumper Settings Sheet 2Ichsmbclk Jumper Settings Sheet 3Power Diagrams Block DiagramSystem Overview Platform Clocking Clock Block DiagramPlatform Reset Diagram Platform ResetsSMBus SMBus Block DiagramPlatform IRQ Routing IRQ Routing DiagramVRD VID Headers Processor VRD Settings Sheet 1Processor VRD Settings Sheet 2 Miscellaneous Buttons Power ButtonsLevel 1 Debug Port 80/BIOS Debug ProcedureLevel 1 Debug Port 80/BIOS Test Pass/Fail Criteria Cause of FailureLevel 2 Debug Power Sequence Level 2 Debug Power SequenceLevel 3 Debug Voltage References Level 3 Debug Voltage ReferencesComponents Requiring Heat Sink Assembly Heatsink AssemblyComponent Quantity per BoardInserting Processor in Socket Processor Heat Sink Installation InstructionsInstalling the Processor Backplate Installing the Heatsink