Intel Xeon, 6300ESB ICH user manual Driver and OS Requirements, Drivers included on CD

Page 18

Equipment Required for CRB Usage

3.2Driver and OS Requirements

The required INF driver for the CRB supports the functionality of the Intel® 6300ESB I/O Controller and PXH. The INF file will be included with Red Hat compatible drivers on the CD shipped with the kit.

The CRB supports these operating systems:

Microsoft Windows* XP, Windows Embedded XP, 2000 Pro, 2000 Server, 2000 Advanced Server, 2003 Standard Edition

Red Hat Linux Advanced Server 2.1, Red Hat 8.0 on kernel 2.4.x

Wind River VxWorks* real-time operating system

QNX Neutrino* real-time operating system

Customer operating systems when applicable

3.2.1Drivers included on CD

3.2.1.1Red Hat 8.0 Compatible Driver Package Contents

This operating system compatible driver package is available from:

http://downloadfinder.intel.com/scripts-df/

Detail_Desc.asp?agr=Y&ProductID=1706&DwnldID=7249

esb_rh8.txt Release notes sources/ac97/alsa-driver-0.9.0rc5.bz2 alsa-driver sources sources/ac97/alsa-lib-0.9.0rc5.bz2 alsa-lib sources sources/ac97/alsa-util-0.9.0rc5.bz2 alsa-util sources sources/ac97/alsa-xmms-0.9.9b.tar.gz alsa plugin for xmms sources/ac97/xmms-mpg123-1.2.7-13.i386.rpm mpeg plugin for xmms sources/kernel/linux-2.4.20.tar.gz 2.4.20 kernel sources sources/kernel/config-2.4.20-p4-upapic-i2c-apm-nooss UP Kernel Config File sources/kernel/config-2.4.20-p4-upapic-i2c-acpi-nooss UP Kernel Config File sources/kernel/config-2.4.20-p4-smp-i2c-apm-nooss MP Kernel Config File sources/smbus/i2c-2.7.0.tar.gz latest I2C-core driver sources sources/smbus/lm_sensors-2.7.0.tar.gz latest smbus adapter/sensor sources sources/esbwdt/LICENSElicense for Intel WDT driver sources/esbwdt/esbwdt-doc.txt Linux WDT Driver release notes sources/esbwdt/driver/esbwdt.c Linux WDT Driver source file sources/esbwdt/driver/esbwdt.h Linux WDT Driver header file sources/esbwdt/driver/Makefile Linux WDT Driver Makefile sources/esbwdt/demoapp/esbwdt-demo.c WDT driver demo application patches/COPYING GPL-v2 license for Intel patches patches/ac97/alsa-hr.patch enables ESB AC97 AC in ALSA patches/ac97/alsa-hr-ich5.patch enables ICH5 AC97 AC in ALSA patches/ide-sata/pci_ids-hr.patch enables ICH5 AC97 AC in ALSA patches/ide-sata/pci_ids-hr-ich5.patch patches to 2.4.20 IDE driver patches/ide-sata/piix.c-hr.patch to enable support for PATA & SATA storage interfaces patches/ide-sata/piix.c-hr-ich5.patch to enable support for PATA & SATA storage interfaces

patches/ide-sata/ide_pci-hr.patchintegrated into the ESB & ICH5 Southbridges patches/ide-sata/ide_pci-hr-ich5.patchintegrated into the ESB & ICH5 Southbridges patches/ide-sata/pci_irq-hr.patchintegrated into the ESB & ICH5 Southbridges

18Intel® Xeon™ Processor, Intel® E7520 Chipset, Intel® 6300ESB ICH Development Kit User’s Manual

Image 18
Contents User’s Manual SeptemberContents Contents Contents Figures TablesRevision History Date Revision DescriptionProduct Contents Product OverviewRelated Documents Products Feature List Block Diagram +$&0,,+ Memory Subsystem Dimm Placement DDR2Dimm Placement DDR2 Supported Dimm Module TypesMemory Population Rules and Configurations DDR2 400 Memory Dimm OrderingSoft Off Power ButtonPlatform Management Sleep States Supported4 S3 State 2 S1 State3 S2 State 5 S4 StatePCI PM Support Platform ManagementSystem Fan Operation Processor Thermal ManagementPrecautions Equipment Required for CRB UsageDriver and OS Requirements Drivers included on CDEquipment Required for CRB Usage Windows Compatible Driver Package Contents Jumpers and Headers JumpersJumper Settings Sheet 1 Ref Des Description/SettingsJumper Settings Sheet 2 BSEL0 J4J3Jumper Settings Sheet 3 IchsmbclkPower Diagrams Block DiagramSystem Overview Clock Block Diagram Platform ClockingPlatform Resets Platform Reset DiagramSMBus Block Diagram SMBusIRQ Routing Diagram Platform IRQ RoutingProcessor VRD Settings Sheet 1 VRD VID HeadersProcessor VRD Settings Sheet 2 Power Buttons Miscellaneous ButtonsLevel 1 Debug Port 80/BIOS Debug ProcedureLevel 1 Debug Port 80/BIOS Test Pass/Fail Criteria Cause of FailureLevel 3 Debug Voltage References Level 2 Debug Power SequenceLevel 2 Debug Power Sequence Level 3 Debug Voltage ReferencesComponent Quantity per Heatsink AssemblyComponents Requiring Heat Sink Assembly BoardProcessor Heat Sink Installation Instructions Inserting Processor in SocketInstalling the Processor Backplate Installing the Heatsink