Pico Communications E-15 manual

Page 2

2

Contents:

 

Product Overview

3

Quick Reference Datasheet

4

Standard Part Numbers

5

System Architecture

6

Electrical Specification

7

Features

 

Field Programmable Gate Array

8

PowerPC™ Processor

9

CPLD TurboLoader

10

Flash Memory

11

DDR2 SDRAM Memory

12

Temperature Sensor

14

I/O Interfaces

 

Sleep Controller

15

Tri-Mode Ethernet Interface

16

Digital Peripheral Interface

17

High Speed Analog to Digital Converters

18

High Speed Digital to Analog Converters

21

Video Digitizer

23

CardBus / Digital Bus Interface

24

JTAG Debug Interface

25

PSoC Debug Interface

26

Appendices

 

A – Peripheral I/O Connector Information

27

B – CardBus Connector Information

28

C – FPGA Pinout

29

D – CPLD Pinout

33

E – PSoC Pinout

40

F – Standard Part Number Listing

41

G – Errata

43

H – FPGA Performance Enhancements

44

Revision History

45

Legal Notices

46

Pico E-15 Hardware Reference

www.picocomputing.com

Pico Computing

 

(206) 283-2178

150 Nickerson Street. Suite 311

 

 

Seattle, WA 98109

Image 2
Contents Pico E-15 Release For Hardware Revision DPage Product Overview Pico E-15 Quick Reference Datasheet IO ConnectivityMilitary version is available which includes Standard Part NumbersStandard Part Number System Architecture Pico E-15 Electrical Specification Minimum Nominal MaximumField Programmable Gate Array PowerPC Processor PPC405x3 Processor IntroductionCpld TurboLoader Cpld Resources Xilinx Cpld WebsiteFlash Memory RAM DDR2 Sdram MemoryRAM Timing and Parameter Information Parameter Value EDK Value 133 MHz 333 MHzTemperature Sensor Electrical Specifications Minimum Nominal MaximumSleep Controller Tri-Mode Ethernet Interface Ethernet ResourcesDigital Peripheral Interface HI-ZHigh Speed Analog to Digital Converters VDC Low pass filter range is customizable via special order High Speed Digital to Analog Converters Page Video Digitizer Video Digitizer External Connections Svideo ModeVideo Digitizer External Connections Composite Mode Video Digitizer Resources TVP5150AM1 HomepagePcmcia Interface Resources Pcmcia Website PCI SIG Website Electrical Specifications DC Minimum Nominal MaximumCardBus / Digital Bus Interface Instruction register bit length Jtag Debug InterfaceDevice PSoC Debug Interface Peripheral I/O Connector Pinout Appendix a Peripheral I/O Connector InformationConnector Information Peripheral Connector Drawing Appendix B CardBus Connector Information FCICardBus Interface Schematic CardBus Connector Pinout PcicparPCICAD17 Appendix C Fpga Pinout Fpga PinoutCAD0 AA4 ETHERTX1 FLASHD11 RAMDQ5 Vdcfid Appendix D Cpld Pinout Cpld PinoutAppendix E PSoC Pinout PSoC PinoutDevice Part Number Website Appendix F Standard Part Number ListingStandard Part Number Listing Appendix G Errata Appendix H Fpga Performance Enhancements Revision History Legal Notices