Pico Communications E-15 manual CardBus Connector Pinout, Pcicpar

Page 31

31

CardBus Connector Pinout

1

GND

Digital Ground

2

PCI_CAD0

Data / Address 0

3

PCI_CAD1

Data / Address 1

4

PCI_CAD3

Data / Address 3

5

PCI_CAD5

Data / Address 5

6

PCI_CAD7

Data / Address 7

7

P\C\I\_\C\C\B\E\0\

Byte Enable 0

8

PCI_CAD9

Data / Address 9

9

PCI_CAD11

Data / Address 11

10

PCI_CAD12

Data / Address 12

11

PCI_CAD14

Data / Address 14

12

P\C\I\_\C\C\B\E\1\

Byte Enable 1

13

PCI_CPAR

Parity Even

14

P\C\I\_\C\P\E\R\R\

Parity Error

15

P\C\I\_\C\G\N\T\

Access Grant

16

P\C\I\_\C\I\N\T\

Interrupt Request

17

3.3V

3.3V Digital Supply

18

VPP

No Connection

19

PCI_CCLK

33 MHz

20

P\C\I\_\C\I\R\D\Y\

Initiator Ready

21

P\C\I\_\C\C\B\E\2\

Byte Enable 2

22

PCI_CAD18

Data / Address 18

23

PCI_CAD20

Data / Address 20

24

PCI_CAD21

Data / Address 21

25

PCI_CAD22

Data / Address 22

26

PCI_CAD23

Data / Address 23

27

PCI_CAD24

Data / Address 24

28

PCI_CAD25

Data / Address 25

29

PCI_CAD26

Data / Address 26

30

PCI_CAD27

Data / Address 27

31

PCI_CAD29

Data / Address 29

32

PCI_RFU2

Reserved

33

PCI_CLKRUN

Clock Request

34

GND

Digital Ground

35

GND

Digital Ground

36

PCI_DETECT

CardBus Detect Shorted to 46

37

PCI_CAD2

Data / Address 2

38

PCI_CAD4

Data / Address 4

39

PCI_CAD6

Data / Address 6

40

PCI_RFU0

Reserved

41

PCI_CAD8

Data / Address 8

42

PCI_CAD10

Data / Address 10

43

PCI_DETECT

CardBus Detect Shorted to 36

44

PCI_CAD13

Data / Address 13

45

PCI_CAD15

Data / Address 15

46

PCI_CAD16

Data / Address 16

47

PCI_RFU1

Reserved

48

P\C\I\_\C\B\L\O\C\K\

Bus Lock

Pico E-15 Hardware Reference

www.picocomputing.com

Pico Computing

 

(206) 283-2178

150 Nickerson Street. Suite 311

 

 

Seattle, WA 98109

Image 31
Contents Release For Hardware Revision D Pico E-15Page Product Overview IO Connectivity Pico E-15 Quick Reference DatasheetStandard Part Number Standard Part NumbersMilitary version is available which includes System Architecture Minimum Nominal Maximum Pico E-15 Electrical SpecificationField Programmable Gate Array PPC405x3 Processor Introduction PowerPC ProcessorCpld Resources Xilinx Cpld Website Cpld TurboLoaderFlash Memory DDR2 Sdram Memory RAMParameter Value EDK Value 133 MHz 333 MHz RAM Timing and Parameter InformationElectrical Specifications Minimum Nominal Maximum Temperature SensorSleep Controller Ethernet Resources Tri-Mode Ethernet InterfaceHI-Z Digital Peripheral InterfaceHigh Speed Analog to Digital Converters VDC Low pass filter range is customizable via special order High Speed Digital to Analog Converters Page Video Digitizer Resources TVP5150AM1 Homepage Video Digitizer External Connections Svideo ModeVideo Digitizer External Connections Composite Mode Video DigitizerCardBus / Digital Bus Interface Electrical Specifications DC Minimum Nominal MaximumPcmcia Interface Resources Pcmcia Website PCI SIG Website Device Jtag Debug InterfaceInstruction register bit length PSoC Debug Interface Connector Information Appendix a Peripheral I/O Connector InformationPeripheral I/O Connector Pinout Peripheral Connector Drawing FCI Appendix B CardBus Connector InformationCardBus Interface Schematic Pcicpar CardBus Connector PinoutPCICAD17 Fpga Pinout Appendix C Fpga PinoutCAD0 AA4 ETHERTX1 FLASHD11 RAMDQ5 Vdcfid Cpld Pinout Appendix D Cpld PinoutPSoC Pinout Appendix E PSoC PinoutStandard Part Number Listing Appendix F Standard Part Number ListingDevice Part Number Website Appendix G Errata Appendix H Fpga Performance Enhancements Revision History Legal Notices