|
|
|
| CY7C1354C | |
|
|
|
| CY7C1356C | |
|
|
|
| ||
|
|
|
|
|
|
|
|
|
|
|
|
Pin Definitions (continued) |
|
| |||
|
|
| |||
Pin Name | I/O Type | Pin Description | |||
|
|
| |||
NC | – | No connects. This pin is not connected to the die. | |||
|
|
| |||
NC (18, 36, | – | These pins are not connected. They will be used for expansion to the 18M, 36M, 72M, 144M | |||
72, 144, 288, |
|
|
| 288M, 576M and 1G densities. | |
576, 1G) |
|
|
|
|
|
ZZ | Input- | ZZ “sleep” Input. This active HIGH input places the device in a | |||
| Asynchronous | condition with data integrity preserved. For normal operation, this pin has to be LOW or left | |||
|
|
|
| floating. ZZ pin has an internal |
Functional Overview
The CY7C1354C and CY7C1356C are
Accesses can be initiated by asserting all three Chip Enables (CE1, CE2, CE3) active at the rising edge of the clock. If Clock Enable (CEN) is active LOW and ADV/LD is asserted LOW, the address presented to the device will be latched. The access can either be a Read or Write operation, depending on the status of the Write Enable (WE). BW[d:a] can be used to conduct Byte Write operations.
Write operations are qualified by the Write Enable (WE). All Writes are simplified with
Three synchronous Chip Enables (CE1, CE2, CE3) and an asynchronous Output Enable (OE) simplify depth expansion. All operations (Reads, Writes, and Deselects) are pipelined. ADV/LD should be driven LOW once the device has been deselected in order to load a new address for the next operation.
Single Read Accesses
A read access is initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and CE3 are ALL asserted active, (3) the Write Enable input signal WE is deasserted HIGH, and (4) ADV/LD is asserted LOW. The address presented to the address inputs is latched into the address register and presented to the memory core and control logic. The control logic determines that a read access is in progress and allows the requested data to propagate to the input of the output register. At the rising edge of the next clock the requested data is allowed to propagate through the output register and onto the data bus within 2.8 ns
Burst Read Accesses
The CY7C1354C and CY7C1356C have an
Single Write Accesses
Write access are initiated when the following conditions are satisfied at clock rise: (1) CEN is asserted LOW, (2) CE1, CE2, and CE3 are ALL asserted active, and (3) the Write signal WE is asserted LOW. The address presented to
On the subsequent clock rise the data lines are automatically
On the next clock rise the data presented to DQ and DQP (DQa,b,c,d/DQPa,b,c,d for CY7C1354C and DQa,b/DQPa,b for CY7C1356C) (or a subset for byte write operations, see Write Cycle Description table for details) inputs is latched into the device and the Write is complete.
The data written during the Write operation is controlled by BW (BWa,b,c,d for CY7C1354C and BWa,b for CY7C1356C) signals. The CY7C1354C/CY7C1356C provides Byte Write capability that is described in the Write Cycle Description table. Asserting the Write Enable input (WE) with the selected Byte Write Select (BW) input will selectively write to only the desired bytes. Bytes not selected during a Byte Write operation will remain unaltered. A synchronous
Document #: | Page 7 of 28 |
[+] Feedback