Cypress manual Switching Waveforms, CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18, Read

Page 24

CY7C1511JV18, CY7C1526JV18

CY7C1513JV18, CY7C1515JV18

Switching Waveforms

Figure 3. Read/Write/Deselect Sequence [26, 27, 28]

NOP	READ	WRITE	READ	WRITE	NOP	7
1	2	3	4	5	6	7

K

K RPS

WPS

t KH

tKL t CYC t KHKH

t SC tHC

t SC t HC

A	A0	A1	A2
	tSA	tHA

tSD

Q00

A3
tHD	t HD
tSD
D12			D32	D33
Q02	Q20	Q21	Q22
tCO	tCQDOH			t CHZ

t KHCH

t KHCH t CLZ

tDOH										tCQD

C

t CQH

t CYC	t KHKH
	t	CQOH	t CCQO
		CQOH
t CQHCQH			t CCQO
			t CQOH

t KH

tKL

DON’T CARE

UNDEFINED

Notes

26.Q00 refers to output from address A0. Q01 refers to output from the next internal burst address following A0, that is, A0+1.

27.Outputs are disabled (High-Z) one clock cycle after a NOP.

28.In this example, if address A2 = A1, then data Q20 = D10 and Q21 = D11. Write data is forwarded immediately as read results. This note applies to the whole diagram.

Document Number: 001-12560 Rev. *C

Page 24 of 27

[+] Feedback

Image 24

Contents Features ConfigurationsCY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Functional DescriptionLogic Block Diagram CY7C1511JV18 Logic Block Diagram CY7C1526JV18CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Logic Block Diagram CY7C1513JV18 Logic Block Diagram CY7C1515JV18Pin Configuration 165-Ball FBGA 15 x 17 x 1.4 mm PinoutPin Configuration CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18Pin Definitions CY7C1513JV18, CY7C1515JV18 Pin Definitions continuedFunctional Overview Read OperationsWrite Operations Byte Write OperationsConcurrent Transactions Depth ExpansionProgrammable Impedance Echo ClocksCY7C1511JV18, CY7C1526JV18 Application ExampleTruth Table ASICWrite Cycle Descriptions CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Disabling the JTAG Feature Test Access Port-Test ClockPerforming a TAP Reset IEEE 1149.1 Serial Boundary Scan JTAGIDCODE SAMPLE ZSAMPLE/PRELOAD BYPASSTAP Controller State Diagram Page 15 ofTAP Controller Block Diagram TAP Electrical CharacteristicsTAP AC Switching Characteristics TAP Timing and Test ConditionsIdentification Register Definitions Scan Register SizesInstruction Codes CY7C1511JV18Boundary Scan Order Power Up Sequence in QDR-II SRAM Power Up WaveformsPower Up Sequence DLL ConstraintsElectrical Characteristics DC Electrical CharacteristicsAC Electrical Characteristics Maximum RatingsCapacitance Thermal ResistanceAC Test Loads and Waveforms PackageSwitching Characteristics ParameterSwitching Waveforms READWRITE K K RPS WPSOrdering Information Package Diagram Figure 4. 165-ball FBGA 15 x 17 x 1.40 mmDocument History Page ISSUEBurst Architecture Document Number ECN NO