Cypress CY7C1526JV18 manual Logic Block Diagram CY7C1513JV18, Logic Block Diagram CY7C1515JV18

Page 3

CY7C1511JV18, CY7C1526JV18

CY7C1513JV18, CY7C1515JV18

Logic Block Diagram (CY7C1513JV18)

D[17:0]

20Address

A(19:0) Register

K CLK

Gen.

DOFF

	Write	Write	Write	Write
	Reg	Reg	Reg	Reg
	Reg	Reg	Reg	Reg

Write Add. Decode	1M x 18 Array	1M x 18 Array	1M x 18 Array	1M x 18 Array	Read Add. Decode



	Read Data Reg.
	Read Data Reg.

Address Register

Control

Logic

20 A(19:0)

RPS

VREF
		Control


WPS
WPS		Logic
		Logic
BWS
BWS	[1:0]

							CQ
72	36			18		CQ

		Reg.	Reg.


				18	18



	36	Reg.		18		Q[17:0]
	36			18

Logic Block Diagram (CY7C1515JV18)

D[35:0]

19Address

A(18:0) Register

K CLK

Gen.

DOFF

	Write	Write	Write	Write
	Reg	Reg	Reg	Reg
	Reg	Reg	Reg	Reg

Decode	512K x	512K x	512K x	512K x	Decode


Write Add.	36 Array	36 Array	36 Array	36 Array	Read Add.
Write Add.	36 Array	36 Array	36 Array	36 Array	Read Add.
	Read Data Reg.
	Read Data Reg.

Address Register

Control

Logic

19 A(18:0)

RPS

VREF
		Control


WPS
WPS		Logic
		Logic
BWS
BWS	[3:0]

							CQ
144	72			36		CQ

		Reg.	Reg.


				36	36



	72	Reg.		36		Q[35:0]
				36
				36

Document Number: 001-12560 Rev. *C

Page 3 of 27

[+] Feedback

Image 3

Contents Functional Description FeaturesConfigurations CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18Logic Block Diagram CY7C1511JV18 Logic Block Diagram CY7C1526JV18CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18 Logic Block Diagram CY7C1515JV18 Logic Block Diagram CY7C1513JV18165-Ball FBGA 15 x 17 x 1.4 mm Pinout Pin ConfigurationPin Configuration CY7C1511JV18, CY7C1526JV18 CY7C1513JV18, CY7C1515JV18Pin Definitions Pin Definitions continued CY7C1513JV18, CY7C1515JV18Byte Write Operations Functional OverviewRead Operations Write OperationsEcho Clocks Concurrent TransactionsDepth Expansion Programmable ImpedanceASIC CY7C1511JV18, CY7C1526JV18Application Example Truth TableWrite Cycle Descriptions Write Cycle Descriptions IEEE 1149.1 Serial Boundary Scan JTAG Disabling the JTAG FeatureTest Access Port-Test Clock Performing a TAP ResetBYPASS IDCODESAMPLE Z SAMPLE/PRELOADPage 15 of TAP Controller State DiagramTAP Electrical Characteristics TAP Controller Block DiagramTAP Timing and Test Conditions TAP AC Switching CharacteristicsCY7C1511JV18 Identification Register DefinitionsScan Register Sizes Instruction CodesBoundary Scan Order DLL Constraints Power Up Sequence in QDR-II SRAMPower Up Waveforms Power Up SequenceMaximum Ratings Electrical CharacteristicsDC Electrical Characteristics AC Electrical CharacteristicsPackage CapacitanceThermal Resistance AC Test Loads and WaveformsParameter Switching CharacteristicsK K RPS WPS Switching WaveformsREAD WRITEOrdering Information Figure 4. 165-ball FBGA 15 x 17 x 1.40 mm Package DiagramECN NO Document History PageISSUE Burst Architecture Document Number