Cypress CY7C1550V18 TAP Controller State Diagram, State diagram for the TAP controller follows

Page 14

CY7C1546V18, CY7C1557V18

CY7C1548V18, CY7C1550V18

TAP Controller State Diagram

The state diagram for the TAP controller follows. [10]

TEST-LOGIC RESET

TEST-LOGIC/ IDLE

1		1	1
1	SELECT	1	SELECT
	DR-SCAN		IR-SCAN
	0		0
	1		1

CAPTURE-DR		CAPTURE-IR
0		0
SHIFT-DR	0	SHIFT-IR	0
1		1
EXIT1-DR	1	EXIT1-IR	1
EXIT1-DR		EXIT1-IR
0		0
PAUSE-DR	0	PAUSE-IR	0
1		1
0		0
EXIT2-DR		EXIT2-IR
1		1
UPDATE-DR		UPDATE-IR
1		1
0		0

Note

10. The 0/1 next to each state represents the value at TMS at the rising edge of TCK.

Document Number: 001-06550 Rev. *E

Page 14 of 28

[+] Feedback

Image 14

Contents Functional Description FeaturesConfigurations Selection GuideLogic Block Diagram CY7C1546V18 Logic Block Diagram CY7C1557V18Logic Block Diagram CY7C1548V18 Logic Block Diagram CY7C1550V18CY7C1546V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1557V18 8M xCY7C1548V18 4M x CY7C1550V18 2M xBWS BWS2, BWS3 Pin DefinitionsPin Name Pin Description Synchronous Read or Write Input. WhenTDO for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TCK Pin for JtagFunctional Overview Echo Clocks Valid Data Indicator QvldApplication Example SRAM#1 SRAM#2BWS0 BWS1 Write Cycle DescriptionsOperation CommentsBWS0 BWS0 BWS1 BWS2 BWS3Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram State diagram for the TAP controller followsTDI TAP Controller Block DiagramTAP Electrical Characteristics TCKTAP AC Switching Characteristics TAP Timing and Test ConditionsInstruction Codes Identification Register DefinitionsScan Register Sizes Register Name Bit SizeBit Number Bump ID Power Up Sequence Power Up Sequence in DDR-II+ SramPower Up Waveforms DLL ConstraintsMaximum Ratings Electrical CharacteristicsDC Electrical Characteristics Range AmbientThermal Resistance AC Electrical CharacteristicsCapacitance Parameter Description Test Conditions Max UnitAC Test Loads and Waveforms AC Test Loads and WaveformsParameter Min Max Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit DLL TimingNOP Switching WaveformsRead/Write/Deselect Sequence 29, 30, 31 Read NOP WriteOrdering Information 300 Package Diagram Ball Fbga 15 x 17 x 1.4 mmREV ECN No Issue Orig. Description of Change DateDocument History