Cypress CY7C1557V18, CY7C1546V18 Logic Block Diagram CY7C1548V18, Logic Block Diagram CY7C1550V18

Page 3

CY7C1546V18, CY7C1557V18

CY7C1548V18, CY7C1550V18

Logic Block Diagram (CY7C1548V18)

A(20:0)

Address

CLK

Gen.

DOFF

VREF

Control

R/W

Logic

BWS

[1:0]

Write	Write
Reg	Reg

Write Add. Decode	2M x 18 Array	2M x 18 Array
	Read Data Reg.
		36
		18
		18

Read Add. Decode

Output

Logic

R/W

Control

Reg.

DQ[17:0]

Reg.

QVLD

Logic Block Diagram (CY7C1550V18)

A(19:0)

Address

CLK

Gen.

DOFF

VREF

Control

R/W

Logic

BWS

[3:0]

Write

Reg

DecodeAdd.Write

1Mx36Array

DecodeAdd.Read

Logic

R/W

Output

Control

Read Data Reg.

Reg.

DQ[35:0]

Reg.

QVLD

Document Number: 001-06550 Rev. *E

Page 3 of 28

[+] Feedback

Image 3

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1557V18 Logic Block Diagram CY7C1546V18Logic Block Diagram CY7C1550V18 Logic Block Diagram CY7C1548V18CY7C1557V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1546V18 8M xCY7C1550V18 2M x CY7C1548V18 4M xSynchronous Read or Write Input. When Pin DefinitionsPin Name Pin Description BWS BWS2, BWS3TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagFunctional Overview SRAM#1 SRAM#2 Valid Data Indicator QvldApplication Example Echo ClocksComments Write Cycle DescriptionsOperation BWS0 BWS1BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit Number Bump ID DLL Constraints Power Up Sequence in DDR-II+ SramPower Up Waveforms Power Up SequenceRange Ambient Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsParameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal ResistanceAC Test Loads and Waveforms AC Test Loads and WaveformsDLL Timing Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit Parameter Min MaxRead NOP Write Switching WaveformsRead/Write/Deselect Sequence 29, 30, 31 NOPOrdering Information 300 Ball Fbga 15 x 17 x 1.4 mm Package DiagramECN No Issue Orig. Description of Change Date Document HistoryREV