Cypress CY7C1557V18 TAP Controller Block Diagram, TAP Electrical Characteristics, Tdi, Tck, Tms

Page 15

CY7C1546V18, CY7C1557V18 CY7C1548V18, CY7C1550V18

TAP Controller Block Diagram


																						0
																						0

																			Bypass Register

TDI						Selection													2	1		0						Selection
																			2	1		0

														Instruction Register
						Circuitry								Instruction Register
																												Circuitry
												31		30	29	.	.		2	1		0						Circuitry



														Identification Register

												108		.	.	.	.		2	1		0



														Boundary Scan Register

	TCK

																TAP Controller

	TMS
	TMS

TDO

TAP Electrical Characteristics

Over the Operating Range [11, 12, 13]

Parameter	Description	Test Conditions	Min	Max	Unit
VOH1	Output HIGH Voltage	IOH = −2.0 mA	1.4		V
VOH2	Output HIGH Voltage	IOH = −100 μA	1.6		V
VOL1	Output LOW Voltage	IOL = 2.0 mA		0.4	V
VOL2	Output LOW Voltage	IOL = 100 μA		0.2	V
VIH	Input HIGH Voltage		0.65VDD	VDD + 0.3	V
VIL	Input LOW Voltage		–0.3	0.35VDD	V
IX	Input and Output Load Current	GND ≤ VI ≤ VDD	–5	5	μA

Notes

11.These characteristics apply to the TAP inputs (TMS, TCK, TDI and TDO). Parallel load levels are specified in Electrical Characteristics on page 20.

12.Test conditions are specified using the load in TAP AC Test Conditions. tR/tF = 1 ns.

13.All voltage refers to ground.

Document Number: 001-06550 Rev. *E

Page 15 of 28

[+] Feedback

Image 15

Contents Selection Guide FeaturesConfigurations Functional DescriptionLogic Block Diagram CY7C1557V18 Logic Block Diagram CY7C1546V18Logic Block Diagram CY7C1550V18 Logic Block Diagram CY7C1548V18CY7C1557V18 8M x Pin ConfigurationBall Fbga 15 x 17 x 1.4 mm Pinout CY7C1546V18 8M xCY7C1550V18 2M x CY7C1548V18 4M xSynchronous Read or Write Input. When Pin DefinitionsPin Name Pin Description BWS BWS2, BWS3TCK Pin for Jtag Power Supply Inputs to the Core of the DevicePower Supply Inputs for the Outputs of the Device TDO for JtagFunctional Overview SRAM#1 SRAM#2 Valid Data Indicator QvldApplication Example Echo ClocksComments Write Cycle DescriptionsOperation BWS0 BWS1BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode State diagram for the TAP controller follows TAP Controller State DiagramTCK TAP Controller Block DiagramTAP Electrical Characteristics TDITAP Timing and Test Conditions TAP AC Switching CharacteristicsRegister Name Bit Size Identification Register DefinitionsScan Register Sizes Instruction CodesBit Number Bump ID DLL Constraints Power Up Sequence in DDR-II+ SramPower Up Waveforms Power Up SequenceRange Ambient Electrical CharacteristicsDC Electrical Characteristics Maximum RatingsParameter Description Test Conditions Max Unit AC Electrical CharacteristicsCapacitance Thermal ResistanceAC Test Loads and Waveforms AC Test Loads and WaveformsDLL Timing Switching CharacteristicsCypress Consortium Description 375 MHz 333 MHz 300 MHz Unit Parameter Min MaxRead NOP Write Switching WaveformsRead/Write/Deselect Sequence 29, 30, 31 NOPOrdering Information 300 Ball Fbga 15 x 17 x 1.4 mm Package DiagramECN No Issue Orig. Description of Change Date Document HistoryREV