Cypress CY7C1429BV18, CY7C1423BV18, CY7C1424BV18 manual Package Diagram, Ball Fbga 15 x 17 x 1.4 mm

Page 29

CY7C1422BV18, CY7C1429BV18

CY7C1423BV18, CY7C1424BV18

Package Diagram

Figure 6. 165-ball FBGA (15 x 17 x 1.4 mm), 51-85195

4/0 6)%7

0).).#/2.%2























!

"

#

$

%

&

'

(

*

+

,

-

.

0

2

 

"/44/- 6)%7

 

 

 

Œ-#

 

 

0).).#/2.%2

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Œ-#! "

 

 

 

 

 

 

 

 

 



8

 

 

 

 

 

 

Œ  

 

 

 

 

 

 

 

 



 

 

 

 

 



















 

 

 

 

 

 

 

 

 

 

!

 

 

 

 

 

 

 

 

 

 

"

 



 

 

 

 

 

 

 

 

#

 

 

 

 

 

 

 

 

 

$

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

%

 

 

 

 

 

 

 

 

 

 

&

 

 

 

 

 

 

 

 

 

 

'

¼



 

 

 

 

 

 

 

 

(

 

 

 

 

 

 

 

 

*

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

+

 



 

 

 

 

 

 

 

 

,

 

 

 

 

 

 

 

 

 

-

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

.

 

 

 

 

 

 

 

 

 

 

0

 

 

 

 

 

 

 

 

 

 

2

!

 

 

 

 

 

 



 

 

 

 



 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 



 

 

 

 

 

 

"

 

¼

 

 

 

 

 

 

8

 

 

 

 

 

 

 

 

 

 #

¼

# 

¼

 #

3%!4).' 0,!.%

 

 

-!8

 



./4%3%

3/,$%2 0!$ 490%0 ./. 3/,$%23-!3+ $%&).%$ .3-$

0!#+!'% 7%)'(4% G

*%$%#$2%&%2%.#%% -/$%3)'. #

0!#+!'% #/$%$ ""!$

51-85195-*A

Document #: 001-07035 Rev. *D

Page 29 of 30

[+] Feedback

Image 29
Contents Configurations FeaturesFunctional Description Selection GuideDoff Logic Block Diagram CY7C1422BV18CLK Logic Block Diagram CY7C1424BV18 Logic Block Diagram CY7C1423BV18Ball Fbga 15 x 17 x 1.4 mm Pinout Pin ConfigurationCY7C1422BV18 4M x CY7C1429BV18 4M xCY7C1424BV18 1M x CY7C1423BV18 2M xSynchronous Read/Write Input. When Pin DefinitionsPin Name Pin Description Power Supply Inputs for the Outputs of the Device Power Supply Inputs to the Core of the DeviceReferenced with Respect to TDO for JtagFunctional Overview Echo Clocks Application ExampleWrite Cycle Descriptions Truth TableLD R/W BWS0/ BWS1 NWS0 NWS1BWS0 BWS1 BWS2 BWS3 BWS0Ieee 1149.1 Serial Boundary Scan Jtag Idcode TAP Controller State Diagram TAP Electrical Characteristics TAP Controller Block DiagramTDI TCKTAP Timing and Test Conditions TAP AC Switching CharacteristicsScan Register Sizes Identification Register DefinitionsInstruction Codes Register Name Bit SizeBit # Bump ID Boundary Scan OrderDLL Constraints Power Up Sequence in DDR-II SramPower Up Sequence Maximum Ratings Electrical CharacteristicsDC Electrical Characteristics AC Electrical Characteristics Thermal Resistance CapacitanceParameter Description Test Conditions Max Unit Parameter Description Test Conditions Fbga UnitLOW Switching CharacteristicsHigh DLL Timing Static to DLL ResetBurst Switching WaveformsNOP Read Write Ordering Information 250 167 Ball Fbga 15 x 17 x 1.4 mm Package DiagramWorldwide Sales and Design Support Products PSoC Solutions Sales, Solutions, and Legal InformationDocument History REV ECN no Submission ORIG. Description of Change Date