Cypress CYD02S36V manual Scan Chain for 18-Mbit Device, Scan Register Sizes Register Name Bit Size

Page 10

CYD01S36V

CYD02S36V/36VA/CYD04S36V

CYD09S36V/CYD18S36V

Figure 4. Scan Chain for 18-Mbit Device

	TDO
TDO	TDO
D2	D4
TDI	TDI
TDO	TDO
D1	D3
TDI	TDI
TDI

	Figure 5. Scan Chain for 9-Mbit Device
		TDO
		TDO
		D2
		TDI
		TDO
		D1
		TDI
		TDI
Table 4. Identification Register Definitions
Instruction Field	Value	Description

Revision Number (31:28)		0h	Reserved for version number.
Cypress Device ID (27:12)		C002h	Defines Cypress part number for CYD04S36V, CYD09S36V and CYD18S36V

		C001h	Defines Cypress part number for CYD02S36V/36VA

		C092h	Defines Cypress part number for CYD01S36V

Cypress JEDEC ID (11:1)		034h	Allows unique identification of the DP family device vendor.

ID Register Presence (0)	1		Indicates the presence of an ID register.

Table 5. Scan Register Sizes

Register Name				Bit Size
	Instruction			4

	Bypass			1

Identification				32

Boundary Scan				n[24]

Note

24. See details in the device BSDL files.

Document Number: 38-06076 Rev. *G

Page 10 of 28

[+] Feedback

Image 10

Contents Functional Description FeaturesSeamless Migration to Next-Generation Dual-Port Family Logic Block Diagram1 Dual Ported ArrayPin Configurations DQ10R DQ12R DQ14RPin Definitions Mailbox Interrupts Master ResetAddress Counter and Mask Register Operations19 CLK Mrst CNT/MSK Cntrst ADS Cnten Counter Reset OperationCounter Load Operation Operation DescriptionCounter Hold Operation Mask Reset OperationCounter Increment Operation Counter InterruptCounter, Mask, and Mirror Logic Block Diagram1 Performing a Pause/Restart Performing a TAP ResetIeee 1149.1 Serial Boundary Scan JTAG23 Boundary Scan Hierarchy for 9-Mbit and 18-Mbit DevicesScan Chain for 18-Mbit Device Scan Register Sizes Register Name Bit SizeInstruction Identification Codes Description ReservedOperating Range Electrical Characteristics Over the Operating RangeMaximum Ratings CapacitanceSwitching Characteristics Over the Operating Range Jtag Timing Port to Port DelaysMaster Reset Timing Parameter Description 167/133/100 Unit MinJtag Switching Waveform Switching WaveformsAddress CLKData OUT Address B2 ADDRESSB1Data OUT Read No Operation Write Read Write DatainDataout ADSAddress Internal ADS CntenRead Reset Address Counter WriteCLK External Address A0-A16 Internal Address Load Readback Increment External Counter Address InternalLport Data CLK LLport CLK RCounter Interrupt and Retransmit17, 45, 53, 54, 55 CNT/MSK ADS Cnten Counter Internal 3FFFC 3FFFD 3FFFE 3FFFFLport 7FFFF Address CLK CE0 CE1Clkl INT ROrdering Information Package Diagrams Ball Fbga 17 x 17 mm BB256Ball Fbga 23 mm x 23 mm x 1.7 mm BB256B Document History Sales, Solutions and Legal InformationWorldwide Sales and Design Support Products PSoC Solutions REV ECN no

Figure 4. Scan Chain for 18-Mbit Device

Figure 5. Scan Chain for 9-Mbit Device

TDI

Table 5. Scan Register Sizes

Register Name

Bit Size