Cypress CYD02S36V, CYD09S36V Document History, Sales, Solutions and Legal Information, REV ECN no

Page 28

CYD01S36V

CYD02S36V/36VA/CYD04S36V

CYD09S36V/CYD18S36V

Document History Page

Document Title: CYD01S36V CYD02S36V/36VA/CYD04S36V CYD09S36V/CYD18S36V FLEx363.3V 32K/64K/128K/256K/512 x 36 Synchronous Dual-Port RAM

Document Number: 38-06076

REV.

ECN NO.

Orig. of

Submission

 

Description of Change

Change

Date

 

 

 

 

 

 

 

 

 

 

 

**

232012

WWZ

See ECN

New data sheet

 

 

 

 

 

*A

244232

WWZ

See ECN

Changed pinout

 

 

 

 

Changed FTSEL# to

FTSEL

in the block diagram

*B

313156

YDT

See ECN

Changed pinout D10 from NC to VSS to reflect test mode pin swap, C10 from

 

 

 

 

rev[2,4] to VSS to reflect SC removal.

 

 

 

 

Changed tRSCNTINT to tRSINT

 

 

 

 

Added tRSINT to the master reset timing diagram

 

 

 

 

Added CYD01S36V to data sheet

 

 

 

 

Added ISB5 and changed IIX2

*C

321033

YDT

See ECN

Added CYD18S36V-133BBI to the Ordering Information Section

 

 

 

 

 

*D

327338

AEQ

See ECN

Change Pinout C10 from VSS to NC[2,5]

 

 

 

 

Change Pinout G5 from VDDIOL to REVL[2,3]

*E

365315

YDT

See ECN

Added note for VCORE

 

 

 

 

Removed preliminary status

*F

2193427

NXR/AESA

See ECN

Changed tCD2 and tOE Spec from 4ns to 4.4ns for -167.

 

 

 

 

Template Update.

*G

2623658

VKN/PYRS

12/17/08

Added CYD02S36VA-15AXC part

 

 

 

 

 

 

 

Sales, Solutions and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

Products

 

PSoC Solutions

 

PSoC

psoc.cypress.com

General

psoc.cypress.com/solutions

Clocks & Buffers

clocks.cypress.com

Low Power/Low Voltage

psoc.cypress.com/low-power

Wireless

wireless.cypress.com

Precision Analog

psoc.cypress.com/precision-analog

Memories

memory.cypress.com

LCD Drive

psoc.cypress.com/lcd-drive

Image Sensors

image.cypress.com

CAN 2.0b

psoc.cypress.com/can

 

 

USB

psoc.cypress.com/usb

© Cypress Semiconductor Corporation, 2005-2008. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress’ product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-06076 Rev. *G

Revised Decenber 09, 2008

Page 28 of 28

FLEx36 and FLEx36-E are trademarks of Cypress Semiconductor Corporation. All other trademarks or registered trademarks referenced herein are property of the respective corporations. All products and company names mentioned in this document may be the trademarks of their respective holders.

[+] Feedback

Image 28
Contents Functional Description FeaturesSeamless Migration to Next-Generation Dual-Port Family Logic Block Diagram1 Dual Ported ArrayPin Configurations DQ10R DQ12R DQ14RPin Definitions Mailbox Interrupts Master ResetAddress Counter and Mask Register Operations19 Counter Reset Operation Counter Load OperationCLK Mrst CNT/MSK Cntrst ADS Cnten Operation DescriptionMask Reset Operation Counter Increment OperationCounter Hold Operation Counter InterruptCounter, Mask, and Mirror Logic Block Diagram1 Performing a TAP Reset Ieee 1149.1 Serial Boundary Scan JTAG23Performing a Pause/Restart Boundary Scan Hierarchy for 9-Mbit and 18-Mbit DevicesScan Chain for 18-Mbit Device Scan Register Sizes Register Name Bit SizeInstruction Identification Codes Description ReservedElectrical Characteristics Over the Operating Range Maximum RatingsOperating Range CapacitanceSwitching Characteristics Over the Operating Range Port to Port Delays Master Reset TimingJtag Timing Parameter Description 167/133/100 Unit MinJtag Switching Waveform Switching WaveformsAddress CLKData OUT Address B2 ADDRESSB1Data OUT Read No Operation Write Datain DataoutRead Write ADSAddress Internal ADS CntenRead Reset Address Counter WriteCLK External Address A0-A16 Internal Address Load Readback Increment External Counter Address InternalCLK L LportLport Data CLK RCounter Interrupt and Retransmit17, 45, 53, 54, 55 CNT/MSK ADS Cnten Counter Internal 3FFFC 3FFFD 3FFFE 3FFFFCLK CE0 CE1 ClklLport 7FFFF Address INT ROrdering Information Package Diagrams Ball Fbga 17 x 17 mm BB256Ball Fbga 23 mm x 23 mm x 1.7 mm BB256B Sales, Solutions and Legal Information Worldwide Sales and Design Support Products PSoC SolutionsDocument History REV ECN no