CYD01S36V
CYD02S36V/36VA/CYD04S36V
CYD09S36V/CYD18S36V
Document History Page
Document Title: CYD01S36V CYD02S36V/36VA/CYD04S36V CYD09S36V/CYD18S36V FLEx36™ 3.3V 32K/64K/128K/256K/512 x 36 Synchronous
Document Number:
REV. | ECN NO. | Orig. of | Submission |
| Description of Change | |
Change | Date |
| ||||
|
|
|
|
| ||
|
|
|
|
| ||
** | 232012 | WWZ | See ECN | New data sheet | ||
|
|
|
|
| ||
*A | 244232 | WWZ | See ECN | Changed pinout | ||
|
|
|
| Changed FTSEL# to | FTSEL | in the block diagram |
*B | 313156 | YDT | See ECN | Changed pinout D10 from NC to VSS to reflect test mode pin swap, C10 from | ||
|
|
|
| rev[2,4] to VSS to reflect SC removal. | ||
|
|
|
| Changed tRSCNTINT to tRSINT | ||
|
|
|
| Added tRSINT to the master reset timing diagram | ||
|
|
|
| Added CYD01S36V to data sheet | ||
|
|
|
| Added ISB5 and changed IIX2 | ||
*C | 321033 | YDT | See ECN | Added | ||
|
|
|
|
| ||
*D | 327338 | AEQ | See ECN | Change Pinout C10 from VSS to NC[2,5] | ||
|
|
|
| Change Pinout G5 from VDDIOL to REVL[2,3] | ||
*E | 365315 | YDT | See ECN | Added note for VCORE | ||
|
|
|
| Removed preliminary status | ||
*F | 2193427 | NXR/AESA | See ECN | Changed tCD2 and tOE Spec from 4ns to 4.4ns for | ||
|
|
|
| Template Update. | ||
*G | 2623658 | VKN/PYRS | 12/17/08 | Added | ||
|
|
|
|
|
|
|
Sales, Solutions and Legal Information
Worldwide Sales and Design Support
Cypress maintains a worldwide network of offices, solution centers, manufacturer’s representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.
Products |
| PSoC Solutions |
|
PSoC | psoc.cypress.com | General | psoc.cypress.com/solutions |
Clocks & Buffers | clocks.cypress.com | Low Power/Low Voltage | |
Wireless | wireless.cypress.com | Precision Analog | |
Memories | memory.cypress.com | LCD Drive | |
Image Sensors | image.cypress.com | CAN 2.0b | psoc.cypress.com/can |
|
| USB | psoc.cypress.com/usb |
© Cypress Semiconductor Corporation,
Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal,
Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in
Use may be limited by and subject to the applicable Cypress software license agreement.
Document Number: | Revised Decenber 09, 2008 | Page 28 of 28 |
FLEx36 and
[+] Feedback