Samsung spinpoint v40, 3.5" hard disk drives manual SpinPoint V40 Product Manual

Page 38

DISK DRIVE OPERATION

The Disk Control block consists of the programmable sequencer (Disk Sequencer), CDR/data split logic, disk FIFO, fault tolerant sync detect logic, and other support logic.

The programmable sequencer contains a 31-by-2 byte programmable SRAM and associated control logic, which is programmed by the user to automatically control all single track format, read, and write operations. From within the sequencer micro program, the Disk Control block can automatically deal with such real time functions as defect skipping, servo burst data splitting, branching on critical buffer status and data compare operations. Once the Disk Sequencer is started, it executes each word in logical order. At the completion of the current instruction word, it either continues to the next instruction, continues to execute some other instruction based upon an internal or external condition having been met, or it stops.

During instruction execution or while stopped, registers can be accessed by the DSP to obtain status information reflecting the Disk Sequencer operations taking place.

In addition to the flexible Disk Sequencer, the Disk Control block contains many other features, which are available to satisfy diverse requirements. These include:

Support for optimized zero latency read operations, with minimal DSP intervention.

Disk Transfer Length registers monitoring in Disk Sequencer.

Programmable “Wrap To” registers.

Ability to specify at which sector to wrap “Wrap To” register, independent of the stopping sector.

Index counter for power management command support.

Time-out support when waiting for Sync, Index, Sector, and End of Servo burst to relieve DSP of overhead associated with managing time outs.

Optional 2-byte fault tolerant byte Sync and external Sync is available.

Split data support from DSP or buffer.

A 96-byte FIFO between the buffer and the Disk Control block smoothes out data flow attributed to discontinuities in data or differences in speed.

Read Gate and Write Gate are directly controlled by the Disk Sequencer micro program.

Programmable initial condition of NRZ Write data at time of Write Gate assertion.

Optional manual release of Sector to Host via the Disk Sequencer.

Optional automatic release of Sector to Host if uncorrectable ECC error.

Features used to support header-less formats include:

End of Servo (EOS) counter.

EOS MAX register, which allows the EOS, counter to wrap at a specified value.

Ability to clear the EOS counter by Index.

Current Sector counter (Disk Sequencer Physical Position Counter).

Ability to reset current CDR instruction.

Defect FIFO optionally supplies defect location information to Disk Sequencer.

Automatic internal Sector Mark generation (no external Sector Mark needed).

Automatic Sector/Servo Mark alignment.

30

SpinPoint V40 Product Manual

Image 38
Contents Spinpoint SpinPoint V40 Product Manual Table of Contents Smart Ervo S Ystem EAD and W Rite O PerationsIrmware F Eatures Timing Programming RequirementsProtocol Overview 107 Maintenance PrecautionsService and Repair General InformationTable of Figures Page Scope User DefinitionManual Organization Computer Message Commands and MessagesTerminology and Conventions Format C/SReference Description Key FeaturesIntroduction Standards and Regulations Hardware RequirementsSpecification Summary SpecificationsPhysical Specifications Logical ConfigurationsPerformance Specifications Power Requirements 28.71Environmental Specifications SV6003H SV6014H SV8004HReliability Specifications Mtbf POHInstallation Space RequirementsOrientation Unpacking InstructionsMounting 2Mounting Dimensions in Millimeters Clearance 3Mounting-Screw ClearanceAT-Bus Interface Connector Cable ConnectorsDC Power Connector VentilationSpinPoint V40 Product Manual Jumper Block Configurations Options for Jumper Block Configuration Drive Installation 7DC Power Connector and AT-Bus Interface Cable ConnectionsSystem Startup Procedure ParameterSystem Setup DC Spindle Motor Assembly Head / Disk Assembly HDABase Casting Assembly Disk Drive OperationExploded Mechanical View Voice Coil Motor and Actuator Latch Assemblies Disk Stack AssemblyHead Stack Assembly Air Filtration SystemAT Disk Controller Digital Signal Process and Interface ControllerDrive Electronics 2SID2001 AT Controller Block Diagram Host Interface Control Block Buffer Control Block Disk Control BlockSpinPoint V40 Product Manual Disk ECC Control Block Power ManagementRead/Write IC Frequency SynthesizerAsymmetry Correction Circuitry ASC Time Base GeneratorAutomatic Gain Control Analog Anti-Aliasing Low Pass Filter3Read/Write 88C5200 Read Channel Servo SystemRead and Write Operations Read Caching Firmware FeaturesWrite Channel Write Caching Multi-burst ECC Correction Defect ManagementAutomatic Defect Allocation SmartBlank Physical Interface Signal ConventionsSignal Summary Signal Descriptions Intrq Drive Interrupt DMACK- DMA AcknowledgeDmarq DMA Request IOCS16- Drive 16-bit I/OIordy I/O Channel Ready PDIAG- Passed DiagnosticsRESET- Drive Reset SD3 SD8 SD6 SD9 SD5SD4 SD2Drive Drive HostDIR Bit Conventions Logical InterfaceGeneral EnvironmentSpinPoint V40 Product Manual Control Block Registers Command Block Registers2 I/O Register Address N N N A a aDrive Address Register 3F7h Control Block Register DescriptionsAlternate Status Register 3F6h Device Control Register 3F6hError Register 1F1h Command Block Register DescriptionsFeatures Register 1F1h Data Register 1F0hCylinder High Register 1F5h Command Register 1F7hSector Count Register 1F2h Cylinder Low Register 1F4hStatus Register 1F7h BSY Drdy DWF DSC DRQ Corr IDX ERRAt Command Register Descriptions Command Parameter Used SpinPoint V40 Product Manual Download Micro Code 92h Check Power Mode 98h, E5hExecute Device Diagnostics 90h Identify Device ECh Flush Cache E7hFormat Track 50h Word Content Description XxxxCapabilities Command set supported 95-128 0000h Reserved 129-159 Vendor specific 160-255 Initialize Device Parameters 91h Idle 97h,E3hIdle Immediate 95h,E1h Read Buffer E4h Read Long 22hwith retry, 23h without retryRead Multiple Command C4h Read Native Max Address F8h Read Sectors 20hwith retry, 21hwithout retrySeek 7xh Read Verify Sectors 40hwith retry, 41hwithout retryRecalibrate 1xh Set Features EFh ModeNormal outputs InputsLBA BSY Drdy DRQ ERRDescription Set Multiple Mode C6h Sleep 99h, E6hSmart B0h Smart disable operation D9hStandby 96h,E2h Smart execute off-line immediate D4h Smart enable/disable attribute autosave D2hSmart enable operations D8h Smart read data D0h Byte DescriptionsValue Definition Off-line data collection capabilitySmart return status DAh Smart capabilitySmart read log sector D5h Smart save attribution value D3hWrite Buffer E8h Standby 96h, E2hStandby Immediate 94h, E0h Write DMA CAhWrite Multiple Command C5h Write Sectors 30hwith retry, 31hwithout retrySpinPoint V40 Product Manual Programming Requirements Reset ResponseError Posting Command Error Register Status Register BBKStandby mode Power ConditionsSleep mode Idle modeNormal mode PIO Data in Commands Protocol OverviewPIO Read Aborted Command PIO Data Out CommandsPIO Read Command BSY=0 DRDY=1 BSY=1 PIO Write CommandPIO Write Aborted Command BSY=0 DRQ=1 BSY=1 DRQ=0Non-Data Commands DMA Data Transfer Commands BSY=1 BSY=0 Aborted DMA Command Initialize DMA Reset DMA StatusBSY=0 BSY=1 Timing Register transfersDIOR-/DIOW Write PIO timing parameters Mode PIO data transfersAddr valid See note T1 t2 DIOR-/DIOW Multiword DMA data transfer DIOR-/DIOWMultiword DMA timing parameters Mode Ultra DMA data transfer Initiating an Ultra DMA data in burstUltra DMA data burst timing requirements 19Ultra DMA data burst timing requirementsSustained Ultra DMA data in burst 5Sustained Ultra DMA data in burstHost pausing an Ultra DMA data in burst 6Host pausing an Ultra DMA data in burstDevice terminating an Ultra DMA data in burst 7Device terminating an Ultra DMA data in burst 100Host terminating an Ultra DMA data in burst 8Host terminating an Ultra DMA data in burstInitiating an Ultra DMA data out burst 9Initiating an Ultra DMA data out burst 102Sustained Ultra DMA data out burst 10Sustained Ultra DMA data out burstDevice pausing an Ultra DMA data out burst 11Device pausing an Ultra DMA data out burst 104Host terminating an Ultra DMA data out burst 12Host terminating an Ultra DMA data out burstDevice terminating an Ultra DMA data out burst 13Device terminating an Ultra DMA data out burst 106General Information Maintenance PrecautionsService And Repair