Samsung spinpoint v40 manual Status Register 1F7h, BSY Drdy DWF DSC DRQ Corr IDX ERR

Page 60

DISK DRIVE OPERATION

6.3.4.10Status Register (1F7h)

This register contains the drive status. The contents of this register are updated at the completion of each command. When BSY is cleared, the other bits in this register are valid within 400 nsec. If BSY=1, no other bits in this register are valid. If the host reads this register when an interrupt is pending, it is considered to be the interrupt acknowledge. Any pending interrupt is cleared whenever this register is read.

NOTE: If Drive 1 is not detected as present, Drive 0 clears the Drive 1 Status register to 00h (indicating that

the drive is Not Ready).

 

 

 

 

 

 

7

6

5

4

3

2

1

0

BSY

DRDY

DWF

DSC

DRQ

CORR

IDX

ERR

•BSY (Busy) is set whenever the drive has access to the Command Block registers. The host should not access the Command Block registers when BSY=1. When BSY=1, a read of any Command Block register returns the contents of the Status register. This bit is set by the drive under the following circumstances:

a)Within 400 nsec after the negation of RESET- or after SRST has been set in the Device Control register.

b)Within 400 nsec of a host write of the Command register with a Read, Read Long, Read Buffer, Seek, Recalibrate, Initialize Drive Parameters, Read Verify, Identify Drive, or Execute Drive Diagnostic command.

c)Within 5 ∝ sec following transfer of 512 bytes of data during execution of a Write, Format Track, or Write Buffer command, or 512 bytes of data and the appropriate number of ECC bytes during the execution of a Write Long command.

•DRDY (Drive Ready) indicates that the drive is capable of responding to a command. When there is an error, this bit does not change until the host reads the Status register. Then the bit again indicates the current readiness of the drive. This bit clears at power-on and remains clear until the drive is ready to accept a command.

•DWF (Drive Write Fault) indicates the current write fault status. When an error occurs, this bit is not changed until the Status register is read by the host, at which time the bit again indicates the current write fault status.

•DSC (Drive Seek Complete) indicates that the drive heads have settled over a track. When an error occurs, this bit is not changed until the Status register is read by the host, at which time the bit again indicates the current Seek Complete status.

•DRQ (Data Request) indicates that the drive is ready to transfer a word or byte of data between the host and the drive.

•CORR (Corrected Data) indicates that a correctable data error was encountered and the data has been corrected. This condition does not terminate a data transfer.

•IDX (Index) is set once per disk revolution.

•ERR (Error) indicates that an error occurred during execution of the previous command. The bits in the Error register have additional information regarding the cause of the error.

52

SpinPoint V40 Product Manual

Page 59 Page 61
Image 60
Page 59 Page 61
Contents Spinpoint SpinPoint V40 Product Manual Table of Contents Ervo S Ystem EAD and W Rite O Perations Irmware F EaturesSmart Programming Requirements Protocol OverviewTiming Maintenance Precautions Service and Repair107 General InformationTable of Figures Page User Definition Manual OrganizationScope Commands and Messages Terminology and ConventionsComputer Message Format C/SReference Key Features IntroductionDescription Standards and Regulations Hardware RequirementsSpecification Summary SpecificationsPhysical Specifications Logical ConfigurationsPerformance Specifications Power Requirements 28.71Environmental Specifications SV6003H SV6014H SV8004HReliability Specifications Mtbf POHInstallation Space RequirementsUnpacking Instructions MountingOrientation 2Mounting Dimensions in Millimeters Clearance 3Mounting-Screw ClearanceCable Connectors DC Power ConnectorAT-Bus Interface Connector VentilationSpinPoint V40 Product Manual Jumper Block Configurations Options for Jumper Block Configuration Drive Installation 7DC Power Connector and AT-Bus Interface Cable ConnectionsSystem Startup Procedure ParameterSystem Setup Head / Disk Assembly HDA Base Casting AssemblyDC Spindle Motor Assembly Disk Drive OperationExploded Mechanical View Disk Stack Assembly Head Stack AssemblyVoice Coil Motor and Actuator Latch Assemblies Air Filtration SystemDigital Signal Process and Interface Controller Drive ElectronicsAT Disk Controller 2SID2001 AT Controller Block Diagram Host Interface Control Block Buffer Control Block Disk Control BlockSpinPoint V40 Product Manual Power Management Read/Write ICDisk ECC Control Block Frequency SynthesizerTime Base Generator Automatic Gain ControlAsymmetry Correction Circuitry ASC Analog Anti-Aliasing Low Pass Filter3Read/Write 88C5200 Servo System Read and Write OperationsRead Channel Firmware Features Write ChannelRead Caching Write Caching Defect Management Automatic Defect AllocationMulti-burst ECC Correction SmartBlank Signal Conventions Signal SummaryPhysical Interface Signal Descriptions DMACK- DMA Acknowledge Dmarq DMA RequestIntrq Drive Interrupt IOCS16- Drive 16-bit I/OPDIAG- Passed Diagnostics RESET- Drive ResetIordy I/O Channel Ready SD8 SD6 SD9 SD5 SD4SD3 SD2Drive Drive HostDIR Logical Interface GeneralBit Conventions EnvironmentSpinPoint V40 Product Manual Command Block Registers 2 I/O Register AddressControl Block Registers N N N A a aControl Block Register Descriptions Alternate Status Register 3F6hDrive Address Register 3F7h Device Control Register 3F6hCommand Block Register Descriptions Features Register 1F1hError Register 1F1h Data Register 1F0hCommand Register 1F7h Sector Count Register 1F2hCylinder High Register 1F5h Cylinder Low Register 1F4hStatus Register 1F7h BSY Drdy DWF DSC DRQ Corr IDX ERRAt Command Register Descriptions Command Parameter Used SpinPoint V40 Product Manual Check Power Mode 98h, E5h Execute Device Diagnostics 90hDownload Micro Code 92h Flush Cache E7h Format Track 50hIdentify Device ECh Word Content Description XxxxCapabilities Command set supported 95-128 0000h Reserved 129-159 Vendor specific 160-255 Idle 97h,E3h Idle Immediate 95h,E1hInitialize Device Parameters 91h Read Buffer E4h Read Long 22hwith retry, 23h without retryRead Multiple Command C4h Read Native Max Address F8h Read Sectors 20hwith retry, 21hwithout retryRead Verify Sectors 40hwith retry, 41hwithout retry Recalibrate 1xhSeek 7xh Set Features EFh ModeInputs LBANormal outputs BSY Drdy DRQ ERRDescription Set Multiple Mode C6h Sleep 99h, E6hSmart disable operation D9h Standby 96h,E2hSmart B0h Smart enable/disable attribute autosave D2h Smart enable operations D8hSmart execute off-line immediate D4h Smart read data D0h Byte DescriptionsValue Definition Off-line data collection capabilitySmart capability Smart read log sector D5hSmart return status DAh Smart save attribution value D3hStandby 96h, E2h Standby Immediate 94h, E0hWrite Buffer E8h Write DMA CAhWrite Multiple Command C5h Write Sectors 30hwith retry, 31hwithout retrySpinPoint V40 Product Manual Reset Response Error PostingProgramming Requirements Command Error Register Status Register BBKPower Conditions Sleep modeStandby mode Idle modeNormal mode PIO Data in Commands Protocol OverviewPIO Data Out Commands PIO Read CommandPIO Read Aborted Command PIO Write Command PIO Write Aborted CommandBSY=0 DRDY=1 BSY=1 BSY=0 DRQ=1 BSY=1 DRQ=0Non-Data Commands DMA Data Transfer Commands Aborted DMA Command Initialize DMA Reset DMA Status BSY=0 BSY=1BSY=1 BSY=0 Timing Register transfersDIOR-/DIOW Write PIO timing parameters Mode PIO data transfersAddr valid See note T1 t2 DIOR-/DIOW Multiword DMA data transfer DIOR-/DIOWMultiword DMA timing parameters Mode Ultra DMA data transfer Initiating an Ultra DMA data in burstUltra DMA data burst timing requirements 19Ultra DMA data burst timing requirementsSustained Ultra DMA data in burst 5Sustained Ultra DMA data in burstHost pausing an Ultra DMA data in burst 6Host pausing an Ultra DMA data in burstDevice terminating an Ultra DMA data in burst 7Device terminating an Ultra DMA data in burst 100Host terminating an Ultra DMA data in burst 8Host terminating an Ultra DMA data in burstInitiating an Ultra DMA data out burst 9Initiating an Ultra DMA data out burst 102Sustained Ultra DMA data out burst 10Sustained Ultra DMA data out burstDevice pausing an Ultra DMA data out burst 11Device pausing an Ultra DMA data out burst 104Host terminating an Ultra DMA data out burst 12Host terminating an Ultra DMA data out burstDevice terminating an Ultra DMA data out burst 13Device terminating an Ultra DMA data out burst 106Maintenance Precautions Service And RepairGeneral Information
Top Page Image Contents