Samsung 3.5" hard disk drives manual Programming Requirements, Reset Response, Error Posting

Page 87

DISK DRIVE OPERATION

6.5Programming Requirements

6.5.1 Reset Response

A reset is accepted within 400 nsec after the negation of RESET- or within 400 nsec after SRST has been set in the Device Control register.

When the drive is reset by RESET-, Drive 1 indicates it is present by asserting DASP- within 400 msec, and DASP- remains asserted for 30 seconds or until Drive 1 accepts the first command.

When the drive is reset by SRST, the drive sets BSY=1. See also Device Control register (section 6.3.3.3).

When a reset is accepted, and with BSY set:

a)Both drives perform hardware initialization

b)Both drives clear any previously programmed drive parameters

c)Both drives may revert to the default condition

d)Both drives load the Command Block registers with their default values

e)If it was a hardware reset, Drive 0 waits for DASP- to be asserted by Drive 1

f)If operational, Drive 1 asserts DASP-

g)Drive 0 waits for PDIAG- to be asserted, if Drive 1 asserts DASP-

h)If operational, Drive 1 clears BSY

i)If operational, Drive 1 asserts PDIAG-

j)Drive 0 clears BSY

No interrupt is generated when initialization is complete.

The default values for the Command Block registers, if no self-tests are performed or if no errors occurred, are:

Error

=

01h

Cylinder Low

=

00h

Sector Count

=

01h

Cylinder High

=

00h

Sector Number

=

01h

Drive/Head

=

00h

The Error register contains a Diagnostic Code (see Table 6-3).

Following any reset, the host should issue an Initialize Drive Parameters command to ensure the drive is initialized as desired.

6.5.2 Error Posting

The errors that are valid for each command are defined in Table 6-13.

See sections 6.3.4.4 and 6.3.4.10 for the definition of the Error register and Status register bits.

SpinPoint V40 Product Manual

79

Image 87
Contents Spinpoint SpinPoint V40 Product Manual Table of Contents Ervo S Ystem EAD and W Rite O Perations Irmware F EaturesSmart Programming Requirements Protocol OverviewTiming General Information Maintenance PrecautionsService and Repair 107Table of Figures Page User Definition Manual OrganizationScope Format C/S Commands and MessagesTerminology and Conventions Computer MessageReference Key Features IntroductionDescription Hardware Requirements Standards and RegulationsSpecifications Specification SummaryLogical Configurations Physical SpecificationsPerformance Specifications 28.71 Power RequirementsSV6003H SV6014H SV8004H Environmental SpecificationsMtbf POH Reliability SpecificationsSpace Requirements InstallationUnpacking Instructions MountingOrientation 2Mounting Dimensions in Millimeters 3Mounting-Screw Clearance ClearanceVentilation Cable ConnectorsDC Power Connector AT-Bus Interface ConnectorSpinPoint V40 Product Manual Jumper Block Configurations Options for Jumper Block Configuration 7DC Power Connector and AT-Bus Interface Cable Connections Drive InstallationParameter System Startup ProcedureSystem Setup Disk Drive Operation Head / Disk Assembly HDABase Casting Assembly DC Spindle Motor AssemblyExploded Mechanical View Air Filtration System Disk Stack AssemblyHead Stack Assembly Voice Coil Motor and Actuator Latch AssembliesDigital Signal Process and Interface Controller Drive ElectronicsAT Disk Controller 2SID2001 AT Controller Block Diagram Host Interface Control Block Disk Control Block Buffer Control BlockSpinPoint V40 Product Manual Frequency Synthesizer Power ManagementRead/Write IC Disk ECC Control BlockAnalog Anti-Aliasing Low Pass Filter Time Base GeneratorAutomatic Gain Control Asymmetry Correction Circuitry ASC3Read/Write 88C5200 Servo System Read and Write OperationsRead Channel Firmware Features Write ChannelRead Caching Write Caching Smart Defect ManagementAutomatic Defect Allocation Multi-burst ECC CorrectionBlank Signal Conventions Signal SummaryPhysical Interface Signal Descriptions IOCS16- Drive 16-bit I/O DMACK- DMA AcknowledgeDmarq DMA Request Intrq Drive InterruptPDIAG- Passed Diagnostics RESET- Drive ResetIordy I/O Channel Ready SD2 SD8 SD6 SD9 SD5SD4 SD3Drive Host DriveDIR Environment Logical InterfaceGeneral Bit ConventionsSpinPoint V40 Product Manual N N N A a a Command Block Registers2 I/O Register Address Control Block RegistersDevice Control Register 3F6h Control Block Register DescriptionsAlternate Status Register 3F6h Drive Address Register 3F7hData Register 1F0h Command Block Register DescriptionsFeatures Register 1F1h Error Register 1F1hCylinder Low Register 1F4h Command Register 1F7hSector Count Register 1F2h Cylinder High Register 1F5hBSY Drdy DWF DSC DRQ Corr IDX ERR Status Register 1F7hAt Command Register Descriptions Command Parameter Used SpinPoint V40 Product Manual Check Power Mode 98h, E5h Execute Device Diagnostics 90hDownload Micro Code 92h Flush Cache E7h Format Track 50hIdentify Device ECh Xxxx Word Content DescriptionCapabilities Command set supported 95-128 0000h Reserved 129-159 Vendor specific 160-255 Idle 97h,E3h Idle Immediate 95h,E1hInitialize Device Parameters 91h Read Long 22hwith retry, 23h without retry Read Buffer E4hRead Multiple Command C4h Read Sectors 20hwith retry, 21hwithout retry Read Native Max Address F8hRead Verify Sectors 40hwith retry, 41hwithout retry Recalibrate 1xhSeek 7xh Mode Set Features EFhBSY Drdy DRQ ERR InputsLBA Normal outputsDescription Sleep 99h, E6h Set Multiple Mode C6hSmart disable operation D9h Standby 96h,E2hSmart B0h Smart enable/disable attribute autosave D2h Smart enable operations D8hSmart execute off-line immediate D4h Byte Descriptions Smart read data D0hOff-line data collection capability Value DefinitionSmart save attribution value D3h Smart capabilitySmart read log sector D5h Smart return status DAhWrite DMA CAh Standby 96h, E2hStandby Immediate 94h, E0h Write Buffer E8hWrite Sectors 30hwith retry, 31hwithout retry Write Multiple Command C5hSpinPoint V40 Product Manual Reset Response Error PostingProgramming Requirements BBK Command Error Register Status RegisterIdle mode Power ConditionsSleep mode Standby modeNormal mode Protocol Overview PIO Data in CommandsPIO Data Out Commands PIO Read CommandPIO Read Aborted Command BSY=0 DRQ=1 BSY=1 DRQ=0 PIO Write CommandPIO Write Aborted Command BSY=0 DRDY=1 BSY=1Non-Data Commands DMA Data Transfer Commands Aborted DMA Command Initialize DMA Reset DMA Status BSY=0 BSY=1BSY=1 BSY=0 Register transfers TimingDIOR-/DIOW Write PIO data transfers PIO timing parameters ModeAddr valid See note T1 t2 DIOR-/DIOW DIOR-/DIOW Multiword DMA data transferMultiword DMA timing parameters Mode Initiating an Ultra DMA data in burst Ultra DMA data transfer19Ultra DMA data burst timing requirements Ultra DMA data burst timing requirements5Sustained Ultra DMA data in burst Sustained Ultra DMA data in burst6Host pausing an Ultra DMA data in burst Host pausing an Ultra DMA data in burst7Device terminating an Ultra DMA data in burst 100 Device terminating an Ultra DMA data in burst8Host terminating an Ultra DMA data in burst Host terminating an Ultra DMA data in burst9Initiating an Ultra DMA data out burst 102 Initiating an Ultra DMA data out burst10Sustained Ultra DMA data out burst Sustained Ultra DMA data out burst11Device pausing an Ultra DMA data out burst 104 Device pausing an Ultra DMA data out burst12Host terminating an Ultra DMA data out burst Host terminating an Ultra DMA data out burst13Device terminating an Ultra DMA data out burst 106 Device terminating an Ultra DMA data out burstMaintenance Precautions Service And RepairGeneral Information