Agilent Technologies FS2334 user manual Write state analysis

Page 12

Recommended Logic Analyzer Card Requirements and Configuration files

169xx Analyzer

Type

Timing Analysis

State Analysis

	667MT/s or slower
	16753/4/5/6,	FS234_2 3 cards	FS234_5 4 cards
	16950	configured as one	configured as one logic
	16950	module, one timing	analyzer state machine.
		machine	Uses FS1117


	800MT/s
	16753/4/5/6,	FS234_2 3 cards	FS234_1 Read and Write
	16950	configured as one	analysis requires 7 cards
	16950	module, one timing	across 2 frames
		machine	configured as 2 logic
			analyzer state machines.
			Uses FS1136
			FS234_3 4 card
			configuration provides
			Write state analysis
			only Uses FS1136
			FS234_4 4 card
			configuration provides
			Read state analysis only
			Uses FS1136
			FS234_32_Lower(Upper)
			4 card configuration
			provides Read and Write
			state analysis for only 32
			bits of Data, either Lower
			or Upper
			Uses FS1136

12

Image 12

Contents DDR2 Dimm High Speed Probe FS2334 Product Warranty Appendix For Technical Support For Sales and Marketing SupportProduct Warranty Exclusive RemediesSoftware License Agreement Introduction DefinitionsProbe Technical Feature Summary FS2334 Probe DescriptionProbe Components Signal Assignments on Probe Pods Signal Threshold Voltage SettingsConnecting the DDR2 Probe to the Logic Analyzer Test Points Connecting to your Target System Signal Isolation on the ProbeBuffered signals on the probe Write state analysis Page Setting up the 169xx Analyzer Software Requirements169xx Licensing Offline Analysis Page Decoding DDR Commands TimingZoom AnalysisTaking a Trace, Triggering, and Seeing Measurement Results State Analysis OverviewState Analysis Operation Read and Write at 667MT/s or slower Process for setting sampling positions at speeds of 800MT/s State analysis calibration procedure Page Page Adjusting the sampling positions with controlled stimulus Page State Display FS1140 Installation and Licensing Loading the FS1140Setting up the FS1140 DDR2 Tool Statistics Export Timing AnalysisPage Header 1 Command AppendixDP16P/ CLK CK0 Header 2 Command NC3 Header 3 Write DQ9 Header 4 Write Ground D13 DQ22 20K ohm to D14 DQ18 D15 DQ23 Header 5 Write CB0 CB1 20K ohm to Ground D13 No connection D14 D15 Header 6 Write DM5DQS14 Header 7 -Write 20K ohm to Ground D13 DQ50 D14 DQ55 D15 DQ51 Header 8 Write SDA Header 12 Read Duplicates only data signals 20K ohm to Ground D15 No connection Header 10 Read Duplicates only data signals DP16P/ CLK CB7 Header 11 Read Duplicates only data signals DP16P/ CLK RAS Header 9 Read Duplicates only data signals DP16P/ CLK CK2 Header 13 Read Duplicates only data signals Ground D13 DQ50 20K ohm to D14 DQ55 D15 DQ51