Agilent Technologies FS2334 user manual Introduction, Definitions

Page 7

Introduction

Thank you for purchasing the FuturePlus Systems FS2334 DDR2 DIMM Interposer Logic Analyzer Probe. We think you will find the FS2334, along with your Agilent Technologies Logic Analyzer, a valuable tool for helping to characterize and debug your DDR2-based systems. This Users Guide will provide the information you need to install, configure, and use the DDR2 Probe. If you have any questions about this Guide or use of this probe, please contact FuturePlus Systems Corporation.

Definitions

Logic Analyzer Modules

"Module" - A set of logic analyzer cards that have been configured (via cables connecting the cards) to operate as a single logic analyzer whose total available channels is the sum of the channels on each card. A trigger within a module can be specified using all of the channels of that module. Each module may be further broken up into "Machines”. A single module may not extend beyond a single 5 card 16700 frame or 6 card 16900 frame.

Logic Analyzer Machine

"Machine" - A set of logic analyzer pods from a logic analyzer module grouped together to operate as a single state or timing analyzer.

7

Image 7

Contents DDR2 Dimm High Speed Probe FS2334 Product Warranty Appendix For Sales and Marketing Support For Technical SupportExclusive Remedies Product WarrantySoftware License Agreement Definitions IntroductionFS2334 Probe Description Probe Technical Feature SummaryProbe Components Signal Threshold Voltage Settings Signal Assignments on Probe PodsConnecting the DDR2 Probe to the Logic Analyzer Test Points Signal Isolation on the Probe Connecting to your Target SystemBuffered signals on the probe Write state analysis Page Software Requirements Setting up the 169xx Analyzer169xx Licensing Offline Analysis Page TimingZoom Analysis Decoding DDR CommandsTaking a Trace, Triggering, and Seeing Measurement Results Overview State AnalysisState Analysis Operation Read and Write at 667MT/s or slower Process for setting sampling positions at speeds of 800MT/s State analysis calibration procedure Page Page Adjusting the sampling positions with controlled stimulus Page State Display Loading the FS1140 FS1140 Installation and LicensingSetting up the FS1140 DDR2 Tool Statistics Timing Analysis ExportPage Appendix Header 1 CommandDP16P/ CLK CK0 Header 2 Command NC3 Header 3 Write DQ9 Header 4 Write Ground D13 DQ22 20K ohm to D14 DQ18 D15 DQ23 Header 5 Write CB0 CB1 20K ohm to Ground D13 No connection D14 D15 Header 6 Write DM5DQS14 Header 7 -Write 20K ohm to Ground D13 DQ50 D14 DQ55 D15 DQ51 Header 8 Write SDA Header 12 Read Duplicates only data signals 20K ohm to Ground D15 No connection Header 10 Read Duplicates only data signals DP16P/ CLK CB7 Header 11 Read Duplicates only data signals DP16P/ CLK RAS Header 9 Read Duplicates only data signals DP16P/ CLK CK2 Header 13 Read Duplicates only data signals Ground D13 DQ50 20K ohm to D14 DQ55 D15 DQ51