Texas Instruments TMS320C6202 Device characteristics, Characteristics Description

Page 3

TMS320C6202

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS072B ± AUGUST 1998 ± REVISED AUGUST 1999

description

The TMS320C62x DSPs (including the TMS320C6202 device) are the fixed-point DSP family in the TMS320C6000 platform. The TMS320C6202 ('C6202) device is based on the high-performance, advanced VelociTI very-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP an excellent choice for multichannel and multifunction applications.

With performance of up to 2000 million instructions per second (MIPS) at a clock rate of 250 MHz, the 'C6202 offers cost-effective solutions to high-performance DSP programming challenges. The 'C6202 DSP possesses the operational flexibility of high-speed controllers and the numerical capability of array processors. This processor has 32 general-purpose registers of 32±bit word length and eight highly independent functional units. The eight functional units provide six arithmetic logic units (ALUs) for a high degree of parallelism and two 16-bit multipliers for a 32-bit result. The 'C6202 can produce two multiply-accumulates (MACs) per cycle for a total of 500 million MACs per second (MMACS). The 'C6202 DSP also has application-specific hardware logic, on-chip memory, and additional on-chip peripherals.

The 'C6202 includes a large bank of on-chip memory and has a powerful and diverse set of peripherals. Program memory consists of two 128K-byte blocks, with one block configured as memory-mapped program space, and the other block user-configured as cache or memory-mapped program space. Data memory consists of two 64K-byte blocks of RAM. The peripheral set includes three multichannel buffered serial ports (McBSPs), two general-purpose timers, an expansion bus (XB) that offers ease of interface to synchronous or asynchronous industry-standard host bus protocols, and a glueless external memory interface (EMIF) capable of interfacing to SDRAM or SBSRAM and asynchronous peripherals.

The 'C6202 has a complete set of development tools which includes: a new C compiler, an assembly optimizer to simplify programming and scheduling, and a Windowsdebugger interface for visibility into source code execution.

device characteristics

Table 1 provides an overview of the 'C6202 DSP. The table shows significant features of each device, including the capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count.

 

Table 1. Characteristics of the 'C6202 Processors

 

 

CHARACTERISTICS

DESCRIPTION

 

 

Device Number

TMS320C6202

 

 

 

2 Mbit Program Memory

On-Chip Memory

(organized as 2 blocks)

1 Mbit Data Memory

 

 

(organized as 2 blocks)

 

 

 

3 Multichannel Buffered Serial Ports (McBSP)

Peripherals

2 General-Purpose Timers

External Memory Interface (EMIF)

 

 

Expansion Bus (XB)

 

 

Cycle Time

4 ns

 

 

Package Type

27 mm ⋅ 27 mm, 352-Pin BGA (GJL)

18 mm ⋅ 18 mm, 384-Pin BGA (GLS)

 

 

 

Nominal Voltage

1.8 V Core

3.3 V I/O

 

 

 

TI is a trademark of Texas Instruments Incorporated.

Windows is a registered trademark of the Microsoft Corporation.

ADVANCE INFORMATION

POST OFFICE BOX 1443 •HOUSTON, TEXAS 77251±1443

3

Page 2 Page 4
Image 3
Page 2 Page 4
Contents Advance Information FIXED-POINT Digital Signal Processor Device characteristics Characteristics DescriptionDescription Emif Functional block diagramTimers Data Memory Interrupt Selector CPUCPU description Registers TimersBit Data C62x CPU ControlLD1 Clock/PLL Ieee Standard 1149.1 Signal groups descriptionEMU1 EMU0 RSV4 RSV3 RSV2 RSV1 RSV0BE3 Hold BE2 CE3 CE2CE1 CE0Xrdy Xhold Xholda XD310 XBE3/XA5 XBE2/XA4 XBE1/XA3 XBE0/XA2TMS320C6202 FIXED-POINT Digital Signal ProcessorSignal PIN no TYPE² Description Name GJL GLS Expansion BUS Emif ± Address Emif ± Data Signal PIN no TYPE² Description Name GJL GLS Emif ± AddressMultichannel Buffered Serial Port 1 McBSP1 TimersEmif ± BUS Arbitration Multichannel Buffered Serial Port 0 McBSP0Signal PIN no TYPE² Description Name GJL GLS Multichannel Buffered Serial Port 2 McBSP2Reserved for Test Cvdd AD6AE7 AE8AC5 Cvdd AB4AC3 AC4Ground Pins VSSGND Signal PIN no TYPE² Description Name GJL GLS Ground Pins AF10 Development support Development Tool Platform Part NumberScsi TMDS00510WS TMS Package Type ² Temperature Range Default 0 C to 90 CPrefix Device Speed Range Device FamilyDocumentation support Advance Information Clock PLL Power-supply sequencingRecommended operating conditions MIN NOM MAX UnitParameter Test Conditions MIN TYP MAX Unit IOH Signal transition levelsParameter Measurement Information IOLClkmode Unit MIN MAX Input and Output ClocksTiming requirements for CLKIN² see Figure Timing requirements for Xclkin ²³ see FigureClkmode = Switching characteristics for CLKOUT1²³ see FigureSwitching characteristics for CLKOUT2 ³ see Figure ParameterXfclk Timings Switching characteristics for XFCLK²³ see FigureAWE Asynchronous Memory TimingSetup = Strobe = Not ready = Hold = CEx BE30 EA212 ED310AOE Are AWE Ardy Unit MIN MAX SYNCHRONOUS-BURST Memory TimingSDCAS/SSADS² SDRAS/SSOE² SDWE/SSWE² CEx BE30BE1 BE2 BE3 BE4 EA212 ED310Timing requirements for synchronous Dram cycles see Figure Synchronous Dram TimingSDA10 SDRAS/SSOE ² SDCAS/SSADS² SDWE/SSWE² Read CLKOUT2BE1 BE2 BE3 CA1 CA2 CA3SDA10 SDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² ActvSDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² DcabRefr CLKOUT2 MRSSDA10 SDRAS/SSOE ² SDCAS/SSADS ² SDWE/SSWE ² Emif Bus² DSP Owns Bus HOLD/HOLDA TimingTiming requirements for HOLD/HOLDA cycles ² see Figure Hold HoldaReset CLKOUT1 Reset TimingTiming requirements for reset see Figure Switching characteristics during reset¶ see FigureFIXED-POINT Digital Signal Processor External Interrupt Timing EXTINTx, NMI Intr FlagINUMx XA1 XA2 XA3 XA4 XOE XRE XWE/XWAIT § Expansion BUS Synchronous Fifo TimingMIN MAX Unit Parameter MIN MAX UnitXA3 XA4 XOE XRE XWE/XWAIT ³ XA1XOE XRE XWE/XWAIT³ XA2 XA3XA4Expansion BUS Asynchronous Peripheral Timing XCEx XBE30/XA52 ² XD310 XOE XRE XWE/XWAIT ³ Xrdy §XOE XRE XWE/XWAIT ³ XRDY§ Expansion BUS Synchronous Host Port Timing XRDY¶ Xclkin XCS XAS XcntlXW/R ² XBE30/XA52 ³ Xblast §XBE1 XBE2 XBE3 XBE4 Xclkin XCS XAS Xcntl XW/R²XBE30/XA52³ XBLAST§TdXCKIH-XASV Delay time, Xclkin high to Valid 15.5 Xclkin XAS Xblast ³Xrdy XWE/XWAIT ¶ Xrdy Xboff Xhold ¶ Xholda ¶ Xhold # Xholda # XBE30/XA52 § Addr XD310Xrdy Expansion BUS Asynchronous Host Port TimingXCS Xcntl XBE30/XA52 ² XR/W ³ XD310 WordXBE30/XA52² XR/W ³ XD310 Word External Device as Asynchronous MasterÐWriteXHOLD/XHOLDA Timing DSP Owns Bus External Requestor Xhold inputXBus ² C6202 Xhold output Xholda input XBus ² C6202 Expansion Bus ArbitrationÐInternal Arbiter DisabledTiming requirements for McBSP²³ see Figure Multichannel Buffered Serial Port TimingSwitching characteristics for McBSP²³ see Figure Clkx Clks ClkrFSR int Bitn-1Timing requirements for FSR when Gsync = 1 see Figure ClksFSR external CLKR/X no need to resync CLKR/Xneeds resync Master § Slave MIN MAX Master Slave MIN MAXBit Bitn-1 Clkx FSXMcBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = MASTER§ Slave MIN MAX FIXED-POINT Digital Signal Processor McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Switching characteristics for timer outputs² see Figure DMAC, TIMER, POWER-DOWN TimingSwitching characteristics for Dmac outputs² see Figure Timing requirements for timer inputs ² see FigureTwPDH Pulse duration, PD high 10P Switching characteristics for power-down outputs² see FigureTiming requirements for Jtag test port see Figure Switching characteristics for Jtag test port see FigureDTCKL-TDOV Delay time, TCK low to TDO valid Jtag TEST-PORT TimingMechanical Data Thermal resistance characteristics S-PBGA package4188959/B 12/98 18,10 16,80 TYP 17,90Heat Slug 80 MAXImportant Notice

TMS320C6202 specifications

The Texas Instruments TMS320C6202 is a powerful digital signal processor (DSP) that is well-regarded in the realm of high-performance computing applications. As part of the TMS320C6000 family, the C6202 was designed to meet the demanding requirements of telecommunications, audio and video processing, and other real-time digital signal processing tasks.

One of the primary features of the TMS320C6202 is its superscalar architecture. This allows the processor to execute multiple instructions simultaneously, significantly improving throughput and efficiency. With two functional units, the DSP can execute both fixed-point and floating-point operations in parallel, optimizing performance for various computational workloads.

The core clock frequency of the TMS320C6202 typically reaches up to 150 MHz, which means it can process instructions at impressive speeds. This high frequency, combined with an advanced instruction set that includes efficient looping and branching instructions, makes the C6202 highly adept at handling complex algorithms common in digital signal processing.

Memory access is another critical characteristic of the TMS320C6202. It supports a unified memory architecture featuring both on-chip SRAM and external memory interfaces. This enables seamless data transfer between the processor and memory, improving overall system performance. The processor can interface with diverse memory types, including SDRAM and other high-speed memory technologies, further enhancing its versatility.

Furthermore, the TMS320C6202 incorporates a range of built-in features designed to facilitate efficient development. Its integrated hardware multipliers and accumulators allow rapid computation of mathematical functions, while on-chip debugging support simplifies the development process. Additionally, the processor features a host of peripheral interfaces, enabling integrations for input/output operations, essential for real-time applications such as multimedia processing.

Texas Instruments excels in providing software and development tools for the TMS320C6202. The Code Composer Studio (CCS) and various libraries enhance the ease of programming and optimization for this DSP, which helps engineers accelerate product development.

Overall, the Texas Instruments TMS320C6202 is a robust digital signal processor characterized by its high-speed performance, dual functional units, innovative memory architecture, and support for sophisticated algorithms. It has become a preferred choice for applications requiring intensive signal processing capabilities, making significant contributions to fields such as telecommunications, multimedia, and industrial automation.
Top Page Image Contents