Texas Instruments TMS320C6202 specifications FIXED-POINT Digital Signal Processor

Page 11

 

 

 

 

 

 

 

TMS320C6202

 

 

 

 

 

 

 

FIXED-POINT DIGITAL SIGNAL PROCESSOR

 

 

 

 

 

 

 

SPRS072B ± AUGUST 1998 ± REVISED AUGUST 1999

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

Signal Descriptions

 

 

 

 

 

 

 

 

 

 

SIGNAL

PIN NO.

TYPE²

DESCRIPTION

 

 

NAME

GJL

GLS

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CLOCK/PLL

 

 

 

 

 

 

 

 

 

 

 

CLKIN

C12

B10

I

Clock Input

 

 

 

 

 

 

 

 

 

 

 

CLKOUT1

AD20

Y18

O

Clock output at full device speed

 

 

 

 

 

 

 

 

 

 

 

CLKOUT2

AC19

AB19

O

Clock output at half of device speed

 

 

• Used for synchronous memory interface

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

CLKMODE0

B15

B12

I

Clock mode selects (Note: CLKMODE1 and CLKMODE2 selects are for GLS devices only)

 

 

 

 

 

 

 

 

 

 

CLKMODE1

±

A9

I

 

• Selects whether the CPU clock frequency = input clock frequency x4 or x1

 

 

 

 

 

 

 

 

 

 

CLKMODE2

±

A14

I

 

 

 

 

 

 

 

 

 

 

 

 

 

PLLV³

D13

C11

A§

PLL analog VCC connection for the low-pass filter

 

 

PLLG³

D14

C12

A§

PLL analog GND connection for the low-pass filter

 

 

PLLF

C13

A11

A§

PLL low-pass filter connection to external components and a bypass capacitor

 

 

 

 

 

 

 

 

JTAG EMULATION

 

 

 

 

 

 

 

 

 

 

 

TMS

AD7

Y5

I

JTAG test-port mode select (features an internal pullup)

 

 

 

 

 

 

 

 

 

 

 

TDO

AE6

AA4

O/Z

JTAG test-port data out

 

 

 

 

 

 

 

 

 

 

 

TDI

AF5

Y4

I

JTAG test-port data in (features an internal pullup)

 

 

 

 

 

 

 

 

 

 

 

TCK

AE5

AB2

I

JTAG test-port clock

 

 

 

 

 

 

 

 

 

 

 

 

 

AC7

AA3

I

JTAG test-port reset (features an internal pulldown)

 

 

TRST

 

 

 

 

 

 

 

 

 

 

 

 

EMU1

AF6

AA5

I/O/Z

Emulation pin 1, pullup with a dedicated 20-kΩresistor

 

 

EMU0

AC8

AB4

I/O/Z

Emulation pin 0, pullup with a dedicated 20-kΩresistor

 

 

 

 

 

 

 

 

RESET AND INTERRUPTS

 

 

 

 

 

 

 

 

 

RESET

 

K2

J3

I

Device reset

 

 

 

 

 

 

 

 

 

 

 

NMI

L2

K2

I

Nonmaskable interrupt

 

 

• Edge-driven (rising edge)

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

EXT_INT7

V4

U2

 

 

 

 

 

 

 

 

 

 

 

EXT_INT6

Y2

U3

I

External interrupts

 

 

EXT_INT5

AA1

W1

• Edge-driven (rising edge)

 

 

 

 

 

 

 

 

 

 

 

 

EXT_INT4

W4

V2

 

 

 

 

 

 

 

 

 

 

 

IACK

Y1

V1

O

Interrupt acknowledge for all active interrupts serviced by the CPU

 

 

 

 

 

 

 

 

 

INUM3

V2

R3

 

 

 

 

 

 

 

 

 

 

Active interrupt identification number

 

 

INUM2

U4

T1

 

 

O

• Valid during IACK for all active interrupts (not just external)

 

 

 

 

 

 

 

 

 

INUM1

V3

T2

 

 

• Encoding order follows the interrupt-service fetch-packet ordering

 

 

 

 

 

 

 

 

 

 

INUM0

W2

T3

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

 

POWER-DOWN STATUS

 

 

 

 

 

 

 

 

 

PD

AB2

Y2

O

Power-down modes 2 or 3 (active if high)

 

²I = Input, O = Output, Z = High Impedance, S = Supply Voltage, GND = Ground

³PLLV and PLLG are not part of external voltage supply or ground. See the clock PLL section for information on how to connect these pins. § A = Analog Signal (PLL Filter)

For emulation and normal operation, pull up EMU1 and EMU0 with a dedicated 20-kΩresistor. For boundary scan, pull down EMU1 and EMU0 with a dedicated 20-kΩresistor.

ADVANCE INFORMATION

POST OFFICE BOX 1443 •HOUSTON, TEXAS 77251±1443

11

Page 10 Page 12
Image 11
Page 10 Page 12
Contents Advance Information FIXED-POINT Digital Signal Processor Description Device characteristicsCharacteristics Description Emif Functional block diagramTimers Data Memory Interrupt Selector CPUCPU description Registers TimersBit Data C62x CPU ControlLD1 Clock/PLL Ieee Standard 1149.1 Signal groups descriptionEMU1 EMU0 RSV4 RSV3 RSV2 RSV1 RSV0BE3 Hold BE2 CE3 CE2CE1 CE0Xrdy Xhold Xholda XD310 XBE3/XA5 XBE2/XA4 XBE1/XA3 XBE0/XA2TMS320C6202 FIXED-POINT Digital Signal ProcessorSignal PIN no TYPE² Description Name GJL GLS Expansion BUS Emif ± Address Emif ± Data Signal PIN no TYPE² Description Name GJL GLS Emif ± AddressMultichannel Buffered Serial Port 1 McBSP1 TimersEmif ± BUS Arbitration Multichannel Buffered Serial Port 0 McBSP0Reserved for Test Signal PIN no TYPE² Description Name GJL GLSMultichannel Buffered Serial Port 2 McBSP2 Cvdd AD6AE7 AE8AC5 Cvdd AB4AC3 AC4GND Ground PinsVSS Signal PIN no TYPE² Description Name GJL GLS Ground Pins AF10 Scsi TMDS00510WS Development supportDevelopment Tool Platform Part Number TMS Package Type ² Temperature Range Default 0 C to 90 CPrefix Device Speed Range Device FamilyDocumentation support Advance Information Clock PLL Power-supply sequencingParameter Test Conditions MIN TYP MAX Unit Recommended operating conditionsMIN NOM MAX Unit IOH Signal transition levelsParameter Measurement Information IOLClkmode Unit MIN MAX Input and Output ClocksTiming requirements for CLKIN² see Figure Timing requirements for Xclkin ²³ see FigureClkmode = Switching characteristics for CLKOUT1²³ see FigureSwitching characteristics for CLKOUT2 ³ see Figure ParameterXfclk Timings Switching characteristics for XFCLK²³ see FigureAWE Asynchronous Memory TimingAOE Are AWE Ardy Setup = Strobe = Not ready = Hold =CEx BE30 EA212 ED310 Unit MIN MAX SYNCHRONOUS-BURST Memory TimingSDCAS/SSADS² SDRAS/SSOE² SDWE/SSWE² CEx BE30BE1 BE2 BE3 BE4 EA212 ED310Timing requirements for synchronous Dram cycles see Figure Synchronous Dram TimingSDA10 SDRAS/SSOE ² SDCAS/SSADS² SDWE/SSWE² Read CLKOUT2BE1 BE2 BE3 CA1 CA2 CA3SDA10 SDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² ActvSDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² DcabSDA10 SDRAS/SSOE ² SDCAS/SSADS ² SDWE/SSWE ² Refr CLKOUT2MRS Emif Bus² DSP Owns Bus HOLD/HOLDA TimingTiming requirements for HOLD/HOLDA cycles ² see Figure Hold HoldaReset CLKOUT1 Reset TimingTiming requirements for reset see Figure Switching characteristics during reset¶ see FigureFIXED-POINT Digital Signal Processor INUMx External Interrupt TimingEXTINTx, NMI Intr Flag XA1 XA2 XA3 XA4 XOE XRE XWE/XWAIT § Expansion BUS Synchronous Fifo TimingMIN MAX Unit Parameter MIN MAX UnitXA3 XA4 XOE XRE XWE/XWAIT ³ XA1XOE XRE XWE/XWAIT³ XA2 XA3XA4Expansion BUS Asynchronous Peripheral Timing XOE XRE XWE/XWAIT ³ XRDY§ XCEx XBE30/XA52 ² XD310XOE XRE XWE/XWAIT ³ Xrdy § Expansion BUS Synchronous Host Port Timing XRDY¶ Xclkin XCS XAS XcntlXW/R ² XBE30/XA52 ³ Xblast §XBE1 XBE2 XBE3 XBE4 Xclkin XCS XAS Xcntl XW/R²XBE30/XA52³ XBLAST§TdXCKIH-XASV Delay time, Xclkin high to Valid 15.5 Xrdy XWE/XWAIT ¶ Xclkin XASXblast ³ Xrdy Xboff Xhold ¶ Xholda ¶ Xhold # Xholda # XBE30/XA52 § Addr XD310Xrdy Expansion BUS Asynchronous Host Port TimingXCS Xcntl XBE30/XA52 ² XR/W ³ XD310 WordXBE30/XA52² XR/W ³ XD310 Word External Device as Asynchronous MasterÐWriteXBus ² C6202 XHOLD/XHOLDA TimingDSP Owns Bus External Requestor Xhold input Xhold output Xholda input XBus ² C6202 Expansion Bus ArbitrationÐInternal Arbiter DisabledTiming requirements for McBSP²³ see Figure Multichannel Buffered Serial Port TimingSwitching characteristics for McBSP²³ see Figure Clkx Clks ClkrFSR int Bitn-1FSR external CLKR/X no need to resync CLKR/Xneeds resync Timing requirements for FSR when Gsync = 1 see FigureClks Master § Slave MIN MAX Master Slave MIN MAXBit Bitn-1 Clkx FSXMcBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = MASTER§ Slave MIN MAX FIXED-POINT Digital Signal Processor McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Switching characteristics for timer outputs² see Figure DMAC, TIMER, POWER-DOWN TimingSwitching characteristics for Dmac outputs² see Figure Timing requirements for timer inputs ² see FigureTwPDH Pulse duration, PD high 10P Switching characteristics for power-down outputs² see FigureTiming requirements for Jtag test port see Figure Switching characteristics for Jtag test port see FigureDTCKL-TDOV Delay time, TCK low to TDO valid Jtag TEST-PORT TimingMechanical Data Thermal resistance characteristics S-PBGA package4188959/B 12/98 18,10 16,80 TYP 17,90Heat Slug 80 MAXImportant Notice

TMS320C6202 specifications

The Texas Instruments TMS320C6202 is a powerful digital signal processor (DSP) that is well-regarded in the realm of high-performance computing applications. As part of the TMS320C6000 family, the C6202 was designed to meet the demanding requirements of telecommunications, audio and video processing, and other real-time digital signal processing tasks.

One of the primary features of the TMS320C6202 is its superscalar architecture. This allows the processor to execute multiple instructions simultaneously, significantly improving throughput and efficiency. With two functional units, the DSP can execute both fixed-point and floating-point operations in parallel, optimizing performance for various computational workloads.

The core clock frequency of the TMS320C6202 typically reaches up to 150 MHz, which means it can process instructions at impressive speeds. This high frequency, combined with an advanced instruction set that includes efficient looping and branching instructions, makes the C6202 highly adept at handling complex algorithms common in digital signal processing.

Memory access is another critical characteristic of the TMS320C6202. It supports a unified memory architecture featuring both on-chip SRAM and external memory interfaces. This enables seamless data transfer between the processor and memory, improving overall system performance. The processor can interface with diverse memory types, including SDRAM and other high-speed memory technologies, further enhancing its versatility.

Furthermore, the TMS320C6202 incorporates a range of built-in features designed to facilitate efficient development. Its integrated hardware multipliers and accumulators allow rapid computation of mathematical functions, while on-chip debugging support simplifies the development process. Additionally, the processor features a host of peripheral interfaces, enabling integrations for input/output operations, essential for real-time applications such as multimedia processing.

Texas Instruments excels in providing software and development tools for the TMS320C6202. The Code Composer Studio (CCS) and various libraries enhance the ease of programming and optimization for this DSP, which helps engineers accelerate product development.

Overall, the Texas Instruments TMS320C6202 is a robust digital signal processor characterized by its high-speed performance, dual functional units, innovative memory architecture, and support for sophisticated algorithms. It has become a preferred choice for applications requiring intensive signal processing capabilities, making significant contributions to fields such as telecommunications, multimedia, and industrial automation.
Top Page Image Contents