Texas Instruments TMS320C6202 specifications SYNCHRONOUS-BURST Memory Timing, Unit MIN MAX

Page 35

TMS320C6202

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS072B ± AUGUST 1998 ± REVISED AUGUST 1999

SYNCHRONOUS-BURST MEMORY TIMING

timing requirements for synchronous-burst SRAM cycles (see Figure 15)

NO.			'C6202-200	'C6202-233	'C6202-250		UNIT

			MIN MAX	MIN MAX	MIN	MAX
			MIN MAX	MIN MAX	MIN	MAX

7	tsu(EDV-CKO2H)	Setup time, read EDx valid before CLKOUT2	2.5	2.1	2		ns
7	tsu(EDV-CKO2H)	high	2.5	2.1	2		ns
		high

8	th(CKO2H-EDV)Hold time, read EDx valid after CLKOUT2 high		1.5	1.5	1.5		ns

switching characteristics for synchronous-burst SRAM cycles²³ (see Figure 15 and Figure 16)

NO.

PARAMETER

'C6202-200

'C6202-233

'C6202-250

UNIT

MIN

MAX

MIN

MAX

MIN

MAX

Output setup time,

valid

1

tosu(CEV-CKO2H)

CEx

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

before CLKOUT2 high

Output hold time,

valid after

2

toh(CKO2H-CEV)

CEx

1

1

1

ns

INFORMATION

CLKOUT2 high

3

tosu(BEV-CKO2H)

Output setup time,

BEx

valid

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

before CLKOUT2 high

Output hold time,

invalid

4

toh(CKO2H-BEIV)

BEx

1

1

1

ns

after CLKOUT2 high

5

tosu(EAV-CKO2H)

Output setup time, EAx valid

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

before CLKOUT2 high

6

toh(CKO2H-EAIV)

Output hold time, EAx invalid

1

1

1

ns

after CLKOUT2 high

Output setup time,

9

tosu(ADSV-CKO2H)

SDCAS/SSADS valid before

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

ADVANCE

CLKOUT2 high

Output hold time,

10

toh(CKO2H-ADSV)

SDCAS/SSADS valid after

1

1

1

ns

CLKOUT2 high

Output setup time,

11

tosu(OEV-CKO2H)

SDRAS/SSOE valid before

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

CLKOUT2 high

Output hold time,

12

toh(CKO2H-OEV)

SDRAS/SSOE

1

1

1

ns

valid after CLKOUT2 high

13

tosu(EDV-CKO2H)

Output setup time, EDx valid

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

before CLKOUT2 high§

14

toh(CKO2H-EDIV)

Output hold time, EDx invalid

1

1

1

ns

after CLKOUT2 high

Output setup time,

15

tosu(WEV-CKO2H)

SDWE/SSWE

2P ± 5.5

2P ± 4.4

2P ± 3.8

ns

valid before CLKOUT2 high

Output hold time,

16

toh(CKO2H-WEV)

SDWE/SSWE

1

1

1

ns

valid after CLKOUT2 high

²P = 1/CPU clock frequency in ns. For example, when running parts at 250 MHz, use P = 4 ns.

³ SDCAS/SSADS, SDRAS/SSOE, and SDWE/SSWE operate as SSADS, SSOE, and SSWE, respectively, during SBSRAM accesses.

§For the first write in a series of one or more consecutive adjacent writes, the write data is generated one CLKOUT2 cycle early to accommodate the ED enable time.

POST OFFICE BOX 1443 •HOUSTON, TEXAS 77251±1443

35

Image 35

Contents Advance Information FIXED-POINT Digital Signal Processor Description Device characteristicsCharacteristics Description Emif Functional block diagramTimers Data Memory Interrupt Selector CPUCPU description Registers TimersBit Data C62x CPU ControlLD1 Clock/PLL Ieee Standard 1149.1 Signal groups descriptionEMU1 EMU0 RSV4 RSV3 RSV2 RSV1 RSV0BE3 Hold BE2 CE3 CE2CE1 CE0Xrdy Xhold Xholda XD310 XBE3/XA5 XBE2/XA4 XBE1/XA3 XBE0/XA2TMS320C6202 FIXED-POINT Digital Signal ProcessorSignal PIN no TYPE² Description Name GJL GLS Expansion BUS Emif ± Address Emif ± Data Signal PIN no TYPE² Description Name GJL GLS Emif ± AddressMultichannel Buffered Serial Port 1 McBSP1 TimersEmif ± BUS Arbitration Multichannel Buffered Serial Port 0 McBSP0Reserved for Test Signal PIN no TYPE² Description Name GJL GLSMultichannel Buffered Serial Port 2 McBSP2 Cvdd AD6AE7 AE8AC5 Cvdd AB4AC3 AC4GND Ground PinsVSS Signal PIN no TYPE² Description Name GJL GLS Ground Pins AF10 Scsi TMDS00510WS Development supportDevelopment Tool Platform Part Number TMS Package Type ² Temperature Range Default 0 C to 90 CPrefix Device Speed Range Device FamilyDocumentation support Advance Information Clock PLL Power-supply sequencingParameter Test Conditions MIN TYP MAX Unit Recommended operating conditionsMIN NOM MAX Unit IOH Signal transition levelsParameter Measurement Information IOLClkmode Unit MIN MAX Input and Output ClocksTiming requirements for CLKIN² see Figure Timing requirements for Xclkin ²³ see FigureClkmode = Switching characteristics for CLKOUT1²³ see FigureSwitching characteristics for CLKOUT2 ³ see Figure ParameterXfclk Timings Switching characteristics for XFCLK²³ see FigureAWE Asynchronous Memory TimingAOE Are AWE Ardy Setup = Strobe = Not ready = Hold =CEx BE30 EA212 ED310 Unit MIN MAX SYNCHRONOUS-BURST Memory TimingSDCAS/SSADS² SDRAS/SSOE² SDWE/SSWE² CEx BE30BE1 BE2 BE3 BE4 EA212 ED310Timing requirements for synchronous Dram cycles see Figure Synchronous Dram TimingSDA10 SDRAS/SSOE ² SDCAS/SSADS² SDWE/SSWE² Read CLKOUT2BE1 BE2 BE3 CA1 CA2 CA3SDA10 SDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² ActvSDRAS/SSOE² SDCAS/SSADS² SDWE/SSWE² DcabSDA10 SDRAS/SSOE ² SDCAS/SSADS ² SDWE/SSWE ² Refr CLKOUT2MRS Emif Bus² DSP Owns Bus HOLD/HOLDA TimingTiming requirements for HOLD/HOLDA cycles ² see Figure Hold HoldaReset CLKOUT1 Reset TimingTiming requirements for reset see Figure Switching characteristics during reset¶ see FigureFIXED-POINT Digital Signal Processor INUMx External Interrupt TimingEXTINTx, NMI Intr Flag XA1 XA2 XA3 XA4 XOE XRE XWE/XWAIT § Expansion BUS Synchronous Fifo TimingMIN MAX Unit Parameter MIN MAX UnitXA3 XA4 XOE XRE XWE/XWAIT ³ XA1XOE XRE XWE/XWAIT³ XA2 XA3XA4Expansion BUS Asynchronous Peripheral Timing XOE XRE XWE/XWAIT ³ XRDY§ XCEx XBE30/XA52 ² XD310XOE XRE XWE/XWAIT ³ Xrdy § Expansion BUS Synchronous Host Port Timing XRDY¶ Xclkin XCS XAS XcntlXW/R ² XBE30/XA52 ³ Xblast §XBE1 XBE2 XBE3 XBE4 Xclkin XCS XAS Xcntl XW/R²XBE30/XA52³ XBLAST§TdXCKIH-XASV Delay time, Xclkin high to Valid 15.5 Xrdy XWE/XWAIT ¶ Xclkin XASXblast ³ Xrdy Xboff Xhold ¶ Xholda ¶ Xhold # Xholda # XBE30/XA52 § Addr XD310Xrdy Expansion BUS Asynchronous Host Port TimingXCS Xcntl XBE30/XA52 ² XR/W ³ XD310 WordXBE30/XA52² XR/W ³ XD310 Word External Device as Asynchronous MasterÐWriteXBus ² C6202 XHOLD/XHOLDA TimingDSP Owns Bus External Requestor Xhold input Xhold output Xholda input XBus ² C6202 Expansion Bus ArbitrationÐInternal Arbiter DisabledTiming requirements for McBSP²³ see Figure Multichannel Buffered Serial Port TimingSwitching characteristics for McBSP²³ see Figure Clkx Clks ClkrFSR int Bitn-1FSR external CLKR/X no need to resync CLKR/Xneeds resync Timing requirements for FSR when Gsync = 1 see FigureClks Master § Slave MIN MAX Master Slave MIN MAXBit Bitn-1 Clkx FSXMcBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = MASTER§ Slave MIN MAX FIXED-POINT Digital Signal Processor McBSP Timing as SPI Master or Slave Clkstp = 11b, Clkxp = Switching characteristics for timer outputs² see Figure DMAC, TIMER, POWER-DOWN TimingSwitching characteristics for Dmac outputs² see Figure Timing requirements for timer inputs ² see FigureTwPDH Pulse duration, PD high 10P Switching characteristics for power-down outputs² see FigureTiming requirements for Jtag test port see Figure Switching characteristics for Jtag test port see FigureDTCKL-TDOV Delay time, TCK low to TDO valid Jtag TEST-PORT TimingMechanical Data Thermal resistance characteristics S-PBGA package4188959/B 12/98 18,10 16,80 TYP 17,90Heat Slug 80 MAXImportant Notice

TMS320C6202 specifications

The Texas Instruments TMS320C6202 is a powerful digital signal processor (DSP) that is well-regarded in the realm of high-performance computing applications. As part of the TMS320C6000 family, the C6202 was designed to meet the demanding requirements of telecommunications, audio and video processing, and other real-time digital signal processing tasks.

One of the primary features of the TMS320C6202 is its superscalar architecture. This allows the processor to execute multiple instructions simultaneously, significantly improving throughput and efficiency. With two functional units, the DSP can execute both fixed-point and floating-point operations in parallel, optimizing performance for various computational workloads.

The core clock frequency of the TMS320C6202 typically reaches up to 150 MHz, which means it can process instructions at impressive speeds. This high frequency, combined with an advanced instruction set that includes efficient looping and branching instructions, makes the C6202 highly adept at handling complex algorithms common in digital signal processing.

Memory access is another critical characteristic of the TMS320C6202. It supports a unified memory architecture featuring both on-chip SRAM and external memory interfaces. This enables seamless data transfer between the processor and memory, improving overall system performance. The processor can interface with diverse memory types, including SDRAM and other high-speed memory technologies, further enhancing its versatility.

Furthermore, the TMS320C6202 incorporates a range of built-in features designed to facilitate efficient development. Its integrated hardware multipliers and accumulators allow rapid computation of mathematical functions, while on-chip debugging support simplifies the development process. Additionally, the processor features a host of peripheral interfaces, enabling integrations for input/output operations, essential for real-time applications such as multimedia processing.

Texas Instruments excels in providing software and development tools for the TMS320C6202. The Code Composer Studio (CCS) and various libraries enhance the ease of programming and optimization for this DSP, which helps engineers accelerate product development.

Overall, the Texas Instruments TMS320C6202 is a robust digital signal processor characterized by its high-speed performance, dual functional units, innovative memory architecture, and support for sophisticated algorithms. It has become a preferred choice for applications requiring intensive signal processing capabilities, making significant contributions to fields such as telecommunications, multimedia, and industrial automation.