CY7C63310, CY7C638xx
2. Logic Block Diagram
|
|
|
|
| Up to 14 | Up to 6 |
| ||
3.3V | USB/PS2 | Interrupt | 4 3VIO/SPI | Wakeup | |||||
Extended | GPIO | ||||||||
Regulator | Transceiver | USB SIE | Control |
| Pins | Timer | |||
| IO Pins | pins | |||||||
| and Pull up |
|
|
|
|
| |||
Internal |
|
|
|
|
|
|
|
| |
24 MHz |
|
|
|
|
|
|
|
| |
Oscillator |
|
|
|
|
|
|
|
| |
| Clock | M8C CPU | RAM |
|
| Flash | |||
| Up to 256 |
| Up to 8K | running | |||||
| Control |
| Byte |
|
| Byte |
| timer | |
External Clock |
|
|
|
|
|
|
|
| |
| POR / | Watchdog |
|
|
|
|
|
| |
| Timer |
|
|
|
|
|
| ||
|
|
|
|
|
|
|
| ||
| Detect |
|
|
|
|
|
|
| |
| Vdd |
|
|
|
|
|
|
|
Document | Page 2 of 83 |
[+] Feedback