CY7C63310, CY7C638xx

12.3 Low Power in Sleep Mode

To achieve the lowest possible power consumption during suspend or sleep, the following conditions must be observed in addition to considerations for the sleep timer:

1.All GPIOs must be set to outputs and driven low.

2.Clear P11CR[0], P10CR[0] - during USB and Non-USB opera- tions

3.Clear the USB Enable USBCR[7] - during USB mode opera- tions

4.Set P10CR[1] - during non-USB mode operations

5.Make sure 32 kHz oscillator clock is not selected as clock source to ITMRCLK, TCAPCLK. Not even as clock output source, onto either P01_CLKOUT or P12_VREG pins.

All the other blocks go to the power down mode automatically on suspend.

The following steps are user configurable and help in reducing the average suspend mode power consumption.

1.Configure the power supply monitor at a large regular inter- vals, control register bits are 1,EB[7:6] (Power system sleep duty cycle PSSDC[1:0]).

2.Configure the Low power oscillator into low power mode, control register bit is LOPSCTR[7].

For low power considerations during sleep when external clock is used as the CPUCLK source, the clock source must be held low to avoid unintentional leakage current. If the clock is held high, then there may be a leakage through M8C. To avoid current consumption make sure ITMRCLK, TCPCLK, and USBCLK are not sourced by either low power 32 kHz oscillator or 24 MHz crystal-less oscillator. Do not select 24 MHz or 32 kHz oscillator clocks on to the P01_CLKOUT/P12_VREG pin.

Note In case of a self powered designs, particularly battery power, the USB suspend current specifications may not be met because the USB pins are expecting termination.

Figure 12-2. Wake Up Timing

 

Sleep Timer or GPIO

Interrupt is double sampled by

CPU is restarted after

 

32K clock and PD is negated to

 

interrupt occurs

90ms (nominal)

 

system

 

 

 

CLK32K

 

 

 

INT

 

 

 

SLEEP

 

 

 

PD

 

 

 

BANDGAP

 

 

 

LVD PPOR

 

 

 

ENABLE

 

 

 

SAMPLE

 

 

 

SAMPLE LVD/

 

 

 

POR

 

 

 

CPUCLK/

(Not to Scale)

 

 

24MHz

 

 

BRQ

 

 

 

BRA

 

 

 

CPU

 

 

 

Document 38-08035 Rev. *K

Page 30 of 83

[+] Feedback

Page 29 Page 31
Page 30
Image 30
Cypress CY7C63310, CY7C638xx manual Low Power in Sleep Mode, Wake Up Timing
Page 29 Page 31

CY7C638xx, CY7C63310 specifications

The Cypress CY7C63310 and CY7C638xx series are advanced USB microcontrollers designed for various applications requiring reliable performance and flexibility. These chips are notable for their integration of several key technologies, enabling developers to create innovative electronic designs effortlessly.

The CY7C63310 is a part of the Cypress USB microcontroller family that boasts a fully integrated 8051-compatible microprocessor core. This architecture allows for efficient execution of high-level programming languages like C, enhancing code development efforts. The microcontroller supports USB 2.0 full-speed operation, allowing for high data transfer rates of up to 12 Mbps, essential for applications involving data communication.

One of the standout features of the CY7C63310 is its programmable GPIO (General-Purpose Input/Output) pins, which provide developers with the versatility to configure these pins as inputs, outputs, or alternate functions. This flexibility is particularly advantageous in applications where custom interfaces are essential, such as human-machine interfaces, sensor control, and USB peripherals.

Moreover, the CY7C638xx series presents an even broader array of features. These devices typically support various memory configurations, enabling designers to select from different on-chip RAM and flash memory options. This variety empowers projects requiring a mix of program and data storage capabilities, all while ensuring that performance remains optimal.

Both the CY7C63310 and CY7C638xx series leverage Cypress's EZ-USB technology, which simplifies the process of USB interface implementation. The EZ-USB architecture minimizes the effort associated with USB protocol complexity, allowing developers to focus on the core functionality of their applications.

These microcontrollers also incorporate features such as low-power operation, making them ideal for battery-operated devices. With various power management modes, designers can optimize energy consumption according to the specific needs of their applications.

In terms of connectivity, these chips support multiple interface standards, including SPI, I2C, and UART. These capabilities ensure that developers can easily interface with other components and systems, enhancing the overall utility of the microcontroller.

In summary, the Cypress CY7C63310 and CY7C638xx microcontrollers stand out for their robust features, including integrated USB functionality, flexible GPIO options, and support for various communication protocols. These attributes make them suitable for a wide range of applications, from consumer electronics to industrial automation, making them an excellent choice for developers seeking reliable and adaptable microcontroller solutions.
Top Page Image Contents